

Qualcomm Technologies, Inc.

PMI8994/PMI8996 Power Management IC

Device Specification

LM80-NT441-15 Rev. C

February 16, 2018

For additional information or to submit technical questions, go to https://www.96boards.org/product/dragonboard820c

Qualcomm Quick Charge, and TurboCharge are products of Qualcomm Technologies, Inc. Qualcomm WiPower wireless charging technology is licensed by Qualcomm Incorporated. Other Qualcomm products referenced herein are products of Qualcomm Technologies, Inc. or its subsidiaries.

DragonBoard, Qualcomm, and WiPower are trademarks of Qualcomm Incorporated, registered in the United States and other countries. Quick Charge is a trademark of Qualcomm Incorporated. TurboCharge is a trademark of Summit Microelectronics, Inc. Other product and brand names may be trademarks or registered trademarks of their respective owners.

Use of this document is subject to the license set forth in Exhibit 1.

Qualcomm Technologies, Inc. 5775 Morehouse Drive San Diego, CA 92121 U.S.A.

Revision history

Revision	Date	Description
Α	December 2014	Initial release
В	February 2016	■ Removed references to QTI.
		■ In Table 3-5, Battery charger specifications, updated footnote 34 on charger switching frequency.
		■ In Table 3-28, UVLO Performance Specification: removed 75mV as Vlowbatt step.
		■ Removed section 6.3 Daisy chain components
		■ Removed Section 6.4 Board-level reliability
С	February 2018	Updated the document as per the new branding guidelines

Contents

1	Intro	oduction	n
	1.1	Docume	ntation overview
	1.2	PMI8994	4/PMI8996 introduction
	1.3	PMI8994	4/PMI8996 features11
		1.3.1	Summary of PMI8994/PMI8996 features
	1.4	Terms a	nd acronyms
	1.5	Special i	marks
2	Pad	definiti	ons 18
	2.1		meter definitions
	2.2		criptions
_			
3		_	pecifications 31
	3.1		e maximum ratings
	3.2		ng conditions
	3.3		er consumption
	3.4	_	ogic characteristics
		3.4.1	Battery charger
		3.4.2	Fuel gauge
	3.5		ower management
		3.5.1	Boost/bypass SMPS
		3.5.2	HF-SMPS
		3.5.3	FT-SMPS
		3.5.4	+5 V SmartBoost SMPS
		3.5.5	Reference circuit
		3.5.6	Internal voltage-regulator connections
	3.6	General	housekeeping
		3.6.1	Analog multiplexer and scaling circuits
		3.6.2	HKADC circuit
		3.6.3	Clock input
		3.6.4	Over-temperature protection (smart thermal control)
	3.7	User inte	
		3.7.1	Haptics
		3.7.2	Display ± bias
		3.7.3	Flash drivers (including torch mode)
		3.7.4	White LEDs

		3.7.5	Other current sinks and current drivers	3
		3.7.6	Light pulse generators	4
	3.8	IC-level	interfaces 8	5
		3.8.1	Power-on circuits and power sequences	5
		3.8.2	SPMI and the interrupt managers 8	6
	3.9	Configur	able I/Os 8	6
		3.9.1	GPIO specifications	6
		3.9.2	MPP specifications	7
4	Med	hanical	information 8	9
	4.1	Device p	physical dimensions	9
	4.2	Part mar	king	0
		4.2.1	Specification-compliant devices	0
	4.3	Device o	ordering information	1
		4.3.1	Specification-compliant devices	1
	4.4	Device r	noisture-sensitivity level	1
5	Car	rier, stoı	rage, and handling information9	3
	5.1	Carrier .		3
		5.1.1	Tape and reel information	3
	5.2	Storage	99	4
		5.2.1	Bagged storage conditions 9	4
		5.2.2	Out-of-bag duration	4
	5.3	Handling	j9	4
		5.3.1	Baking 9	4
		5.3.2	Electrostatic discharge	5
6	PCE	3 mount	ing guidelines 9	6
	6.1	RoHS co	ompliance 9	6
	6.2	SMT par	rameters 9	6
		6.2.1	Land pad and stencil design9	6
		6.2.2	Reflow profile	8
		6.2.3	SMT peak package-body temperature9	8
		6.2.4	SMT process verification	9
7	Part	t reliabil	ity 10	0
	7.1	Reliabilit	ry qualifications summary	0
	7.2		ition sample description	2

Tables

Table 1-1	Primary PMI8994/PMI8996 device documentation	.8
	PMI8994/PMI8996 features	
	Terms and acronyms	
	Special marks	
	I/O description (pad type) parameters	
Table 2-2	Pad descriptions – input power management functions	21
Table 2-3	Pad descriptions – output power management functions	23
Table 2-4	Pad descriptions – general housekeeping functions	24
Table 2-5	Pad descriptions – user interface functions	25
Table 2-6	Pad descriptions – IC-level interface functions	27
Table 2-7	Pad descriptions – configurable input/output functions	28
Table 2-8	Pad descriptions – power supply pads	29
Table 2-9	Pad descriptions – ground pads	29
Table 3-1	Absolute maximum ratings	31
Table 3-2	Operating conditions	32
	DC power supply currents	
Table 3-4	Digital I/O characteristics	34
Table 3-5	Battery charger specifications	35
Table 3-6	PMI8994 fuel gauge performance specifications	41
Table 3-7	PMI8996 fuel gauge performance specifications	46
Table 3-8	BSI performance specifications	50
Table 3-9	Output power management summary	51
Table 3-10	D Boost/bypass SMPS performance specifications	52
Table 3-11	I HF-SMPS performance specifications	54
Table 3-12	2 FT-SMPS performance specifications	57
Table 3-13	Boost regulator performance specifications	60
Table 3-14	4 Voltage reference performance specifications	62
Table 3-15	5 Internal voltage regulator connections	62
Table 3-16	6 Analog multiplexer and scaling functions	64
	7 Analog multiplexer performance specifications	
Table 3-18	3 AMUX input to ADC output end-to-end accuracy	67
Table 3-19	9 HK/XO ADC performance specifications	68
Table 3-20	OXO input performance specifications	68
Table 3-2	1 Haptics performance specifications	71
Table 3-22	2 Display plus bias performance specifications	72
	3 Display minus bias performance specifications	
Table 3-24	4 Flash and torch LED driver performance specifications	7 9
	5 WLED boost converter and driver performance specifications	
Table 3-26	Other current sinks and drivers performance specifications	84
Table 3-27	7 LPG channel assignments and external availability	84
	3 UVLO performance specifications	
	Programmable GPIO configurations	
Table 3-30	Multipurpose pad performance specifications	88
	PMI8994/PMI8996 device marking line definitions	
Table 4-2	Device identification code/ordering information details	91
Table 4-3	Source configuration code	91
Table 4-4	MSL ratings summary	92

Table 6-1	QTI typical SMT reflow profile conditions (for reference only)	. 98
Table 7-1	PMI8994 IC reliability evaluation	100
Table 7-2	PMI8996 IC reliability evaluation	101

Figures

Figure 1-1 High-level PMI8994/PMI8996 functional block diagram	. 10
Figure 2-1 PMI8994/PMI8996 pad assignments (top view)	.19
Figure 3-9 PMI8994 SoC accuracy plot for 1.15 A discharging (4.35 V 3 Ah battery), measured	lon
PMI8994 v2.0	
Figure 3-10 PMI8994 SoC accuracy plot for 1.15 A discharging (4.2 V 1.5 Ah battery), measure	ed on
PMI8994 v2.0	
Figure 3-11 PMI8994 SoC accuracy plot for 1.5 A charging with 5 V DCP (4.35 V 3 Ah battery),	
on PMI8994 v2.0	
Figure 3-12 Output power management functional block diagram	
Figure 3-13 Boost/bypass efficiency plot, measured on PMI8994 v2.0	
Figure 3-14 S1 efficiency plot, measured on PMI8994 v2.0	
Figure 3-15 S2/S3 dual-phase efficiency plot, measured on PMI8994 v2.0	.60
Figure 3-16 General housekeeping functional block diagram	.63
Figure 3-17 Multiplexer offset and gain errors	
Figure 3-18 Analog multiplexer load condition for settling time specification	.66
Figure 3-19 User interface functional block diagram	.70
Figure 3-20 Display plus bias efficiency plot for LCD mode measured on PMI8994 v2.0	.74
Figure 3-21 Display plus bias efficiency plot for AMOLED mode measured on PMI8994 v2.0 .	.74
Figure 3-22 Display minus bias efficiency plot for LCD mode measured on PMI8994 v2.0	.77
Figure 3-23 Display minus bias efficiency plot for AMOLED mode (-1.4 V) measured on PMI89	94 v2.0 77
Figure 3-24 Display minus bias efficiency plot for AMOLED mode (-2.4 V) measured on PMI89	94 v2.0 78
Figure 3-25 Display minus bias efficiency plot for AMOLED mode (-4.0 V) measured on PMI89	94 v2.0 78
Figure 3-26 Display minus bias efficiency plot for AMOLED mode (-4.0 V) measured on PMI89	94 v2.0 <mark>7</mark> 9
Figure 3-27 IC-level interfaces functional block diagram	.85
Figure 4-1 210 WLNSP (5.69 × 6.24 × 0.55 mm) package outline drawing	.89
Figure 4-2 PMI8994/PMI8996 device marking (top view, not to scale)	.90
Figure 4-3 Device identification code	.91
Figure 5-1 Carrier tape drawing with part orientation	.93
Figure 5-2 Tape handling	.94
Figure 6-1 Stencil printing aperture area ratio (AR)	
Figure 6-2 Acceptable solder-paste geometries	.97

1 Introduction

This document provides a description of chipset capabilities. Not all features are available, nor are all features supported in the software.

NOTE: Enabling some features may require additional licensing fees.

1.1 Documentation overview

This device specification defines the PMI8994/PMI8996 power management IC (PMIC). Technical information for the PMI8994/PMI8996 is primarily covered by the documents listed in Table 1-1; these documents should be studied for a thorough understanding of the IC and its applications. Released PMI8994/PMI8996 documents are posted at https://discuss.96boards.org/c/products/dragonboard820c and are available for download.

Table 1-1 Primary PMI8994/PMI8996 device documentation

Document number	Title/description
LM80-NT411-15	PMI8994/PMI8996 Power Management IC Device Specification
(this document)	This document provides all PMI8994/PMI8996 electrical and mechanical specifications. Additional material includes pad assignment definitions, shipping, storage, and handling instructions, PCB mounting guidelines, and part reliability. This document can be used by company purchasing departments to facilitate procurement.
LM80-NT411-17	PMI8994/PMI8996 Device Revision Guide This document provides a history of PMI8994 revisions. It explains how to identify the various IC revisions and discusses known issues (or bugs) for each revision and how to work around them.

This PMI8994/PMI8996 device specification is organized as follows:

Chapter 1	Provides an overview of PMI8994/PMI8996 documentation, shows a high-level PMI8994/PMI8996 functional block diagram, lists the device features, and lists terms and acronyms used throughout this document.
Chapter 2	Defines the IC pad assignments.
Chapter 3	Defines the IC electrical performance specifications, including absolute maximum ratings and operating conditions.
Chapter 4	Provides IC mechanical information, including dimensions, markings, ordering information, moisture sensitivity, and thermal characteristics.
Chapter 5	Discusses shipping, storage, and handling of PMI8994/PMI8996 devices.

Chapter 6 Presents procedures and specifications for mounting the PMI8994/PMI8996 onto printed circuit boards (PCBs).

Chapter 7 Presents PMI8994/PMI8996 reliability data, including definitions of the qualification samples and a summary of qualification test results.

1.2 PMI8994/PMI8996 introduction

The PMI8994/PMI8996 (Figure 1-1) supplements the PM8994/PM8996 device to integrate all wireless handset power management, general housekeeping, and user interface support functions into a two IC solution. This versatile solution is suitable for multimode, multiband phones, and other wireless products such as data cards and PDAs.

The PMI8994/PMI8996 mixed-signal BiCMOS device is available in the 210-pad wafer-level nanoscale package (210 WLNSP) that includes ground pads for improved electrical ground, mechanical stability, and thermal conductivity.

Since the PMI8994/PMI8996 includes so many diverse functions, its operation is more easily understood by considering major functional blocks individually. Therefore, the PMI8994/PMI8996 document set is organized by the following device functionality:

- Input power management
- Output power management
- General housekeeping
- User interfaces
- IC interfaces
- Configurable pads either multipurpose pads (MPPs) or general-purpose input/output (GPIOs) that can be configured to function within some of the other categories

Most information contained in this device specification is organized accordingly – including the circuit groupings within the block diagram (Figure 1-1), pad descriptions (Chapter 2), and detailed electrical specifications (Chapter 3).




Figure 1-1 High-level PMI8994/PMI8996 functional block diagram

1.3 PMI8994/PMI8996 features

NOTE: Some hardware features integrated within the PMI8994/PMI8996 device must be enabled through the IC software.

1.3.1 Summary of PMI8994/PMI8996 features

Table 1-2 lists the PMI8994/PMI8996 features.

Table 1-2 PMI8994/PMI8996 features

Feature	PMI8994/PMI8996 capability
Input power management	
Battery charger	Switching charger (SCHG) – switched mode battery charger with reverse boost mode capability
	■ Highly efficient (~93% peak efficiency) power conversion eliminates heat issues
	■ Supports Qualcomm [®] Quick Charge [™] Technology Charge 2.0 for fast charging
	 Supports parallel charging using SMB1357 companion IC for increased efficiency and lower power dissipation at higher charge currents
	 High charging current in constant current charging mode, up to 3.0 A
	 Supports trickle charge, precharge, constant current charging, and constant voltage charging
	 Two input paths with automatic and programmable input current limit for universal USB/AC/DC adapter compatibility
	■ A4WP Wireless Power (Qualcomm® WiPower™ wireless charging technology) v1.2 support
	 Automatic power source detection, prioritization, and programmable input current limiting per USB charging specification 1.2 (USB2.0/3.0 compliant)
	■ Up to 750 mA charging output from a 500 mA USB port using TurboCharge™ Mode
	 Input/output current path control allows system operation with deeply discharged/missing battery
	■ JEITA and JISC 8714 support
	 Real-time charge and discharge current measurement
	■ +4.0 V to +10 V operating input voltage range
	■ +28 V (USB input), +20 V (DC/WiPower input) input voltage tolerance
	(nonoperating) with overvoltage protection (OVP)
	 USB on-the-go (OTG) support up to 1A (USB OTG standard compliant and USB-IF ACA specification compliant)
	 Reverse boost support for flash LED current, up to 2.5 A
	 Supports concurrency cases for USB OTG and flash LED
	 Comprehensive protection features
WiPower support	■ Based upon the A4WP interface specification
	 IC-level interfacing signals for WiPower ICs such as the Stark DIV2 charge pump IC

Table 1-2 PMI8994/PMI8996 features (cont.)

Feature	PMI8994/PMI8996 capability
Fuel gauge	Optimized mixed algorithm with current and voltage monitoring
	 Highly accurate battery state-of-charge estimation
	■ 16-bit dedicated current ADC (15 bits plus sign bit)
	 15-bit dedicated voltage ADC for measuring VBATT, BATT_THERM, BATT_ID, and USB_ID
	 Operates independently of software and reports state of charge without algorithms running on the APQ device:
	 No external non-volatile memory required
	 No external configuration required
	 Precise voltage, current temperature, and aging compensation
	Complete battery cycling not required to maintain accuracy
	 Missing battery detection
	 Supports multiple battery profile loading via software
BIF support	Battery Serial Interface (BSI) support for MIPI-BIF enabled battery packs via the BATT_ID pad
Output voltage regulation	
System rail boost/bypass SMPS	 Integrated boost/bypass SMPS for operation down to battery voltages of 2.5 V
	■ True bypass design supporting up to 2 A
Switched-mode power supplies	
HF-SMPS	■ One high frequency SMPS at 1.0 A for transceiver power □ ~85% peak efficiency
	□ up to 6.4 MHz switching frequency
FT-SMPS	■ Two fast transient SMPS at 4 A each, ganged as a dual-phase supply for graphics core power
	□ 3.2 MHz switching frequency
	 Autonomous phase control features fast adding for fast changes in load
	 M-phase current balancing enhancements and light load current balancing
+5 V SmartBoost SMPS	■ One at 1.3 A (+5 V) for high-power audio
General housekeeping	
On-chip ADC	Housekeeping (HK) ADC supports internal and external (via MPPs) monitoring
Internal clocks	Derived from system 19.2 MHz XO via input from PM8994
Programmable boot sequence	Programmable boot sequence (PBS) with one time programmable (OTP) memory and user programmable RAM for customizable power-on, power-off, and reset sequences

Table 1-2 PMI8994/PMI8996 features (cont.)

Feature	PMI8994/PMI8996 capability
User interfaces	
Display bias supplies	 Dual synchronous SMPS topology: Boost and inverting buck-boost Supports thin film transistor LCD (TFT-LCD) and AMOLED 86% efficiency converters for both rails with compact BOM 2.5 V to 4.6 V input voltage range Independently programmable positive and negative output voltages S-Wire interface for programming negative rail Programmable output voltage: LCD display: +5 V to +6.1 V and -1.4 V to -6.0 V AMOLED display: +4.6 V to +5 V and -1.4 V to -5.4 V 100 mV resolution on both bias rails Output voltage accuracy of ±1.7% on negative rail and ±0.8% on positive rail 350 mA output current capability on both supply rails Auto output disconnect and active discharge on module shutdown Short circuit protection Auto power sequencing on module enable/disable Anti-ringing compensation on both rails
White LED (WLED) backlighting	 Light load mode for high efficiency Switched-mode boost supply to adaptively boost voltage for series WLEDs together with four regulated current sinks: Four LED strings of up to 30 mA each, configurable in 2.5 mA steps 28 V maximum boost voltage Hybrid dimming mode (analog dimming at high LED currents, digital dimming at low LED currents) 12-bit analog dimming 9-bit digital dimming Each current sink can be independently controlled via a combination of the brightness control register, full scale current setting register, and an external CABC PWM input. 85% efficiency under typical conditions and 15 mA/string Light load efficiency mode High efficiency always on mode Short circuit detection/protection Isolation of output from input using an external FET Fixed voltage regulation mode for AMOLED panels, supports 7.75 V AMOLED reference
Red/green/blue (RGB) LED drivers	 Three high side current sources for driving LEDs Independent brightness control of R, G, and B channels. Supports up to 3 LPG channels for PWM dimming (6 or 9 bits of resolution) Sources up to 8 mA per channel Supplied from system-rail boost/bypass for low battery operation ±7% absolute accuracy 300 mV headroom with headroom/dropout detection

Table 1-2 PMI8994/PMI8996 features (cont.)

Feature	PMI8994/PMI8996 capability
Flash drivers	Two independent high-side current sources for driving LEDs Up to 1.0 A per channel Flexible to support one LED or two LEDs with 2.0 A maximum current Fully programmable LED currents (0~1.0 A per LED, with 12.5 mA/step) ±8.5% absolute accuracy, ±7% matching accuracy Current ramp up/down control (programmable ramp rate) Current mask upon GSM/PA_ON input Torch mode support at 200 mA per channel Thermal current derating Short/open circuit detection Max-on safety timer, watchdog timer, and thermal shutdown safety
Haptics driver	One full H-bridge power stage for driving haptics Bidirectional drive capability with support for active braking Support for eccentric rotating machines (ERM)/linear resonant actuators (LRA) Programmable PWM frequency from 25 kHz to 250 kHz, in 25 kHz steps Programmable LRA frequency from 50 Hz to 300 Hz, with a 0.5 Hz tuning resolution 6-bit control for output amplitude from 0 V - Vmax, where Vmax is configurable from 1.2 V to 3.6 V, in 100 mV steps for different LRAs Support for internal 8-bit LUT to store haptics pattern, repeat, and loop Dual PWM for double the effective switching frequency Automatic resonance tracking External input for audio/PWM mode support Short circuit detection and current limit protection
General-purpose current drivers	Two MPPs can function as static current sinks as their alternate functions Support for up to 40 mA current configurable, in 5 mA steps ±20% accuracy
Light pulse generators	 Four internally routable PWM generators for a variety of functions Selectable PWM clock – 1 kHz, 32 kHz, or 19.2 MHz 6, 7, or 9-bit PWM value from lookup table (LUT) or programmed with SPMI 64-element programmable LUT containing the PWM values to be used for pattern generation Programmable high and low LUT indexes Programmable up or down index counting
IC-level interfaces	
Primary status and control	Two-line serial power management interface (MIPI SPMI)
Interrupt managers	Supported by SPMI
WiPower support	Interfacing signals for WiPower ICs
BUA	Battery UICC alarm for graceful shutdown to prevent corruption of UICC on a battery disconnection event

Table 1-2 PMI8994/PMI8996 features (cont.)

Feature	PMI8994/PMI8996 capability
Configurable I/Os	
MPPs	Four MPPS, all configurable as digital inputs, digital outputs; one configurable as an analog multiplexer input; two configurable as current sinks; two configurable as analog outputs
	 Some MPP primary/alternate functions support IC-level interfacing, others are dedicated to specific user interface functions (if they are used)
GPIO pads	Ten GPIO pads, configurable as digital inputs or outputs
	 Some GPIOs have primary/alternate functions for IC-level Interfacing or required controls for user interface functions if those UI functions are used
Package	
Size	5.69 × 6.24 × 0.55 mm
Pad count and package type	210-pad WLNSP (0.40 mm pitch)
IEC 61000-4-2	
USB_ID	Level 4: ±8 kV contact
VBATT_SNS	Evaluation of results: No physical damage, loss of function, or degradation of performance, which is not recoverable, owing to damage to hardware.

1.4 Terms and acronyms

Table 1-3 defines terms and acronyms used throughout this document.

Table 1-3 Terms and acronyms

Term or acronym	Definition
ADC	Analog-to-digital converter
API	Application programming interface
ATC	Auto-trickle charger
AVS	Adaptive voltage scaling
BIF	Battery interface
CDMA	Code Division Multiple Access
DVS	Dynamic voltage scaling
ERM	Eccentric rotating machine
FT-SMPS	Fast transient SMPS
GPIO	General-purpose input/output
GSM	Global system for mobile communications
HF-SMPS	High frequency SMPS
НК	Housekeeping
ID	Identification
LDO	Low dropout (linear regulator)
Li	Lithium

Table 1-3 Terms and acronyms (cont.)

Term or acronym	Definition			
LPG	Light pulse generator			
LRA	Linear resonance actuator			
MHL	Mobile high-definition link			
MPP	Multipurpose pad			
Mux	Multiplexer			
NSP	Nanoscale package			
OTG	On-the-go			
OTP	One-time programmable			
PA	Power amplifier			
PBM	Pulse burst modulation			
PBS	Programmable boot sequence			
РСВ	Printed circuit board			
PDA	Personal digital assistant			
PFM	Pulse frequency modulation			
PLL	Phase locked loop			
PM	Power management			
PMI	Power management interface			
PWM	Pulse width modulation			
QTI	Qualcomm Technologies, Inc.			
RCO	RC oscillator			
SCHG	Switching charger (switch-mode buck for battery charging)			
SMPL	Sudden momentary power loss			
SMPS	Switched-mode power supply (DC-to-DC converter)			
SPMI	System power management interface			
SSC	SMPS step control			
SVS	Static voltage scaling			
TCXO	Temperature-compensated crystal oscillator			
UART	Universal asynchronous receiver/transmitter			
UICC	Universal integrated circuit card			
UIM	User identity module			
UMTS	Universal mobile telecommunications system			
USB	Universal serial bus			
UVLO	Under voltage lockout			
VCO	Voltage-controlled oscillator			
WLNSP	Wafer-level NSP			
XO	Crystal oscillator			

1.5 Special marks

Special marks used in this document are defined below:

Table 1-4 Special marks

Mark	Definition
[]	Brackets ([]) sometimes follow a pad, register, or bit name. These brackets enclose a range of numbers. For example, DATA [7:4] may indicate a range that is 4 bits in length, or DATA[7:0] may refer to eight DATA pads.
_N	A suffix of _N indicates an active low signal. For example, PON_RESET_N.
0x0000	Hexadecimal numbers are identified with an x in the number, (for example, 0x0000). All numbers are decimal (base 10) unless otherwise specified. Non-obvious binary numbers have the term binary enclosed in parentheses at the end of the number, [for example, 0011 (binary)].
I	A vertical bar in the outside margin of a page indicates that a change was made since the previous revision of this document.

2 Pad definitions

The PMI8994/PMI8996 is available in the 210 WLNSP – see Chapter 4 for package details. A high-level view of the pad assignments is shown in Figure 2-1.




Figure 2-1 PMI8994/PMI8996 pad assignments (top view)

2.1 I/O parameter definitions

Table 2-1 I/O description (pad type) parameters

Symbol	Description		
Pad attribute			
Al	Analog input		
AO	Analog output		
DI	Digital input (CMOS)		
DO	Digital output (CMOS)		
PI	Power input; a pad that handles 10 mA or more of current flow into the device ¹		
РО	Power output; a pad that handles 10 mA or more of current flow out of the device ¹		
Z	High-impedance (Hi-Z or Hi-Z) output		
GNDP	Power ground; a pad that handles 10 mA or more of current flow returning to ground. Layout considerations must be made for these pads.		
GNDC	Common ground; a pad that does not handle a significant amount of current flow, typically used for grounding digital circuits and substrates.		
GPIO pads, when configured as outputs, have configurable drive strengths that depend upon the GPIO pad's supply voltage. See electrical specifications in Chapter 3 for details.			

^{1.} The maximum current levels expected on PI and PO type pads are listed in Chapter 3.

2.2 Pad descriptions

Descriptions of all pads are presented in the following tables, organized by functional group:

- Table 2-2 Input power management
- Table 2-3 Output power management
- Table 2-4 General housekeeping
- Table 2-5 User interfaces
- Table 2-6 IC-level interfaces
- Table 2-7 Configurable input/output MPPs and GPIOs
- Table 2-8 Power supply pads
- Table 2-9 Ground pads

Table 2-2 Pad descriptions – input power management functions

Pad #	Pad name	Pad type ¹	Functional description
Charger/OTG into	erface		
118, 119, 120	DC_IN	PI	One of two potential charger input power sources that can be connected to the DC jack or WiPower. This is a power entry node for the charger and connects to the OVP circuitry.
193, 194, 195, 208, 209, 210	USB_IN	PI, PO	One of two potential charger input power sources or output during USB-OTG operation. This is a power entry node for the charger and connects to the OVP circuitry.
186	USB_DM	Al	USB data minus for power source detection only; data transactions are handled by the APQ device.
171	USB_DP	AI/AO	USB data plus for power source detection only; data transactions are handled by the APQ device.
146	USB_ID	AI	OTG mode enable or OTG ID monitor. Input that can be used to either enable OTG mode (this function can also be controlled by the OTG enable bit) or to detect the OTG ID resistor value.
Switching charge	er (SCHG)		
162	BOOT_CAP	AO	Charger bootstrap node for bootstrapping the charger start- up bias network with input power before starting the SCHG.
133, 134, 135	MID_DC_IN	AO	Mid-FET capacitor node for accurate current level sensing through OVP FETs of DC_IN; called mid-FET capacitor due to its placement between the OVP FET and the high-side switching FET.
178, 179, 180	MID_USB_IN	AO	Mid-FET capacitor node for accurate current level sensing through OVP FETs of USB_IN; called mid-FET capacitor due to its placement between the OVP FET and the high-side switching FET.
173, 188, 202, 203	VBATT	PI, PO	Battery voltage node, connects to BATFET. Output is for charging, and input is for all other operations.
187	VBATT_SNS	Al	Battery voltage sense input.
161	VDIR_CHG	AO, DI	Battery charge to discharge the status pad, indicating charge current and charge direction (analog output voltage is proportional to charge current). Can be configured as a digital input to indicate that PA activity is upcoming.
174, 189, 204, 205	VPH_PWR	PI, PO	Primary system supply node, SCHG regulated node.
148, 149, 150	DC_IN_OUT	РО	OVP-protected output directly from either DCIN or USBIN. This pad is also the regulated output for the SMBC operating in reverse boost mode to supply USB OTG host mode and/or camera flash.
163, 164, 165, 176, 177	VSW_CHG	PI, PO	Charger SMPS switching node.
147	SYSON	РО	Auxiliary supply that provides an OVP-protected 5 V output independent of charging state if the input voltage is valid from a connected charger or OTG voltage generation.
131	USBPHY_ON	DO	Indicates APSD is complete and the attached device is not an HVDCP; used as a power-on to enable a USB PHY.

Table 2-2 Pad descriptions – input power management functions (cont.)

Pad #	Pad name	Pad type ¹	Functional description
191, 192, 207	GND_CHG	GNDP	Specific ground for the SCHG. Layout considerations must be made for this pad.
170	GND_REF_CHG	GNDP	Dedicated ground for the charger-specific master bandgap. Special considerations must be made to ensure this ground is properly connected on the PCB.
SCHG digital sign	nals		
159	EN_CHG	DI	Enable input (factory programmable option). Logic high or low (programmable) to enable and/or resume charging. Can be activated by register bit.
145	STAT_CHG	DO	Status/fault/interrupt indicator. Indicates charging or fault status. Multiplexed static (fault) or pulsed output (IRQ). Programmable polarity.
158	USB_CS	DI	This is for controlling the default current limit for USB when an SDP is connected and automatic power source detection detects the SDP and is in pad control mode
Fuel gauge/batter	y interface		
125	BATT_MINUS	Al	Battery minus terminal sense input. Direct connection to the battery (-).
110	BATT_PLUS	Al	Battery plus terminal sense input. Direct connection to the battery (+).
124	CS_MINUS	Al	Current sense resistor minus sense input. It connects to the low side of the current sense element.
109	CS_PLUS	Al	Current sense resistor plus sense input. It connects to the high side of the current sense element.
140	VREG_FG1	AO	Bypass capacitor for the internal fuel gauge LDO. It is only used by the fuel gauge and must not be used as a general LDO output.
201	VREG_FG2	AO	Bypass capacitor for the internal fuel gauge LDO. It is only used by the fuel gauge and must not be used as a general LDO output.
169	GND_FG	GNDP	Analog ground for FG. LDO bypass capacitors connect here.
155	BATT_ID	Al	Battery ID input to ADC and MIPI BIF interface. It can be used for missing battery detection.
154	BATT_THERM	Al	Battery temperature input to ADC for measuring pack temperature. It is used for charger safe operation and BMS/FG.
139	R_BIAS	AO	Dedicated voltage source for BAT_THERM resistor network biasing.
Wireless power (V	ViPower) interface		
206	WIPWR_CHG_OK	DO	Charger request hardware output signal to WiPower. Hi-Z indicates a WiPower charge request. It asserts low to indicate charge done or do not request WiPower charging.

Table 2-2 Pad descriptions – input power management functions (cont.)

Pad #	Pad name	Pad type ¹	Functional description
143	WIPWR_RST_N	DO	Hardware signal that allows PMI to hold the APQ device in reset until power is ready for a dead battery case.
132	WIPWR_DIV2_EN	DI	Charge pump divide-by-2 indication from the WiPower front end; mode indication to PMI (pass through or divide-by-2) so the appropriate current limit can be selected.

^{1.} See Table 2-1 for parameter and acronym definitions.

Table 2-3 Pad descriptions – output power management functions

Pad #	Pad name	Pad type ¹	Functional description			
System rail b	System rail boost/bypass					
17, 31, 32	VSW_BST_BYP	РО	Boost/bypass SMPS switch node.			
2, 3	VREG_BST_BYP	PO	Boost/bypass SMPS regulated output.			
33	FB_BST_BYP	Al	Boost/bypass SMPS feedback node.			
34	MODE_BST_BYP	DI	Boost/bypass SMPS enable input.			
18	VDD_BST_BYP	PI	Boost/bypass SMPS supply power input.			
1, 16	GND_BST_BYP	GNDP	Ground for boost/bypass SMPS circuits.			
5 V SmartBoo	ost SMPS circuits	1				
61, 62	VSW_5V_BST	PI	Boost SMPS switch node.			
46, 47	VREG_5V_BST	PO	Boost SMPS regulated output.			
64	FB_5V_BST	Al	Boost SMPS sense input.			
65	REQ_5V_BST	DI	Hardware signal to request a 5 V boost for audio.			
63	GND_5V_BST	GNDP	Boost SMPS power ground.			
High-frequen	cy buck SMPS circuit	ts				
30	VSW_S1	PO	S1 SMPS switch node.			
29	VREG_S1	Al	S1 SMPS sense input.			
14, 15	VDD_S1	PI	S1 SMPS supply power input.			
45	GND_S1	GNDP	S1 SMPS power ground.			
Fast transien	t buck SMPS circuits	1				
11, 26, 41	VSW_S2	PO	S2 SMPS switch node.			
39	VREG_S2	Al	S2 SMPS sense input.			
24	VREF_NEG_S2	Al	S2 SMPS ground sense, route as differential pair with VREG_S2.			
12, 27, 42	VDD_S2	PI	S2 SMPS supply power input.			
10, 25, 40	GND_S2	GNDP	S2 SMPS power ground.			
5, 20, 35	VSW_S3	РО	S3 SMPS switch node.			
37	VREG_S3	Al	S3 SMPS sense input.			
22	VREF_NEG_S3	Al	S3 SMPS ground sense; route as a differential pair with VREG_S3.			

Table 2-3 Pad descriptions – output power management functions (cont.)

Pad #	Pad name	Pad type ¹	Functional description		
4, 19	VDD_S3	PI	S3 SMPS supply power input.		
6, 21, 36	GND_S3	GNDP	S3 SMPS power ground.		
Master bandga	Master bandgap				
96	REF_BYP	AO	Bypass capacitor for dedicated master bandgap regulator. This LDO must only be used for the master bandgap and must not be used as a general LDO output.		
81	GND_REF	GNDP	Dedicated ground for the master bandgap. Special considerations must be made to ensure this ground is properly connected on the PCB.		

^{1.} See Table 2-1 for parameter and acronym definitions.

Table 2-4 Pad descriptions – general housekeeping functions

Pad #	Pad name ¹	Pad type	Functional description
HK ADC circ	cuits		1
53	VREG_ADC_LDO	AO	Bypass capacitor input for dedicated LDO for HK ADC circuits. This LDO must only be used for HK ADC circuits and must not be used as a general LDO output.
84	VDD_ADC_LDO	PI	Input supply power for dedicated LDO for HK ADC circuits.
Clock circui	its		1
72	CLK_IN	Al	19.2 MHz clock input (from PM8994).
PMIC power	nfrastructure	1	1
54	AVDD_BYP	AO	Bypass capacitor for dedicated LDO analog infrastructure circuits. This LDO must only be used for analog infrastructure circuits and must not be used as a general LDO output.
69	DVDD_BYP	AO	Bypass capacitor for dedicated LDO digital infrastructure circuits This LDO must only be used for digital infrastructure circuits and must not be used as a general LDO output.

^{1.} See Table 2-1 for parameter and acronym definitions.

^{2.} GPIOs may be configured for user interface functions. To assign a GPIO a particular function, identify all of your application's requirements and map each GPIO to its function - carefully avoiding assignment conflicts. All GPIOs are listed in Table 2-7.

^{3.} Other user interface MPP functions are possible. To assign an MPP a particular function, identify all of your application's requirements and map each MPP to its function - carefully avoiding assignment conflicts. All MPPs are listed in Table 2-7.

Table 2-5 Pad descriptions – user interface functions

Pad #	Pad name	Pad type ¹	Functional description		
± Display bias	± Display bias for LCD/AMOLED				
137, 152	VSW_DIS_P	РО	Display positive bias: boost SMPS switch node.		
136	VDIS_P_OUT	PO	Display positive bias: boost SMPS regulated output.		
138	VDIS_P_FB	Al	Display positive bias: boost SMPS sense input.		
181, 182	VSW_DIS_N	РО	Display negative bias: boost SMPS switch node.		
196, 197	VDIS_N_OUT	РО	Display negative bias: boost SMPS regulated output.		
168	VDIS_N_FB	Al	Display negative bias: boost SMPS sense input.		
167	DIS_N_CAP_REF	AO	Input for external capacitor used for voltage reference. It is used to tune inverting buck boost slew rates.		
183	GND_DIS_N_REF	GNDP	Ground for external capacitor used for voltage reference.		
184	DIS_SCTRL	DI	Hardware SWIRE interface for LCD and AMOLED displays; can enable positive bias, negative bias, and set voltages with a series of positive pulses. Typically used for AMOLED displays.		
198	VDD_1P8_DIS_N	PI	1.8 Vsupply power input for inverting buck boost controller circuits.		
166	VDD_DIS_N	PI	Display positive bias: supply power input for boost circuits.		
153	VDD_DIS_P	PI	Display negative bias: supply power input for inverting buck boost controller circuits.		
151	GND_DIS_P	GNDP	Display positive bias: power ground.		
Flash and tord	ch LED drivers				
75, 89	FLSH_LED1	AO	Flash/torch high-side current source for LED1. It connects to a node of flash LED.		
104, 105	FLSH_LED2	AO	Flash/torch high-side current source for LED2. It connects to a node of flash LED.		
58	VSNS_FLSH	Al	Sense point for VPH_PWR. It is used to detect VPH_PWR collapse during flash so the flash current can be reduced.		
90	VDD_FLASH	PI	Flash current source 5 Vsupply power input.		
74	VDD_TORCH	PI	Torch current source 5 Vsupply power input.		
59	VDD_FLSH_C	PI	Flash/torch module controller circuits supply power input.		
Haptics		ı			
52	HAP_OUT_P	AO	Haptics H-bridge driver output positive.		
51	HAP_OUT_N	AO	Haptics H-bridge driver output negative.		
38	HAP_PWM_IN	DI	PWM input for haptic control.		
49	VDD_HAP	PI	Haptics supply power input.		
50	GND_HAP	GNDP	Haptics power ground.		

Table 2-5 Pad descriptions – user interface functions (cont.)

Pad #	Pad name	Pad type ¹	Functional description
Red/green/bl	ue (RGB) LED driver	s	
95	RGB_RED	AO	RGB LED high-side current source for the red LED.
80	RGB_GRN	AO	RGB LED high-side current source for the green LED.
79	RGB_BLU	AO	RGB LED high-side current source for the blue LED.
94	VDD_RGB	PI	RGB LED supply power input. The controller ground is shared with WLED module.
White LED S	MPS		
76	VSW_WLED	PO	WLED boost SMPS switch node.
121	VREG_WLED	Al	WLED boost SMPS sense input.
106	VDD_WLED	PI	WLED boost SMPS supply power input.
91	GND_WLED	GNDP	WLED boost SMPS power ground.
123	WLED_CABC	DI	PWM input for content adaptive backlight control (CABC) dimming from display controller; typically used for dynamic dimming of LCD displays.
77	WLED_SINK1	AO	WLED low-side current sink input, string 1.
92	WLED_SINK2	AO	WLED low-side current sink input, string 2.
93	WLED_SINK3	AO	WLED low-side current sink input, string 3.
78	WLED_SINK4	AO	WLED low-side current sink input, string 4.
108	GND_WLED_I	GNDP	WLED low-side current sink power ground.
GPIOs may be	e configured for user i	nterface function	ons. ²
MPPs may be	configured for user in	terface function	ns not listed here. ³

1. See Table 2-1 for parameter and acronym definitions.

^{2.} GPIOs may be configured for user interface functions. To assign a GPIO a particular function, identify all of your application's requirements and map each GPIO to its function – carefully avoiding assignment conflicts. All GPIOs are listed in Table 2-7.

^{3.} Other user interface MPP functions are possible. To assign an MPP a particular function, identify all of your application's requirements and map each MPP to its function – carefully avoiding assignment conflicts. All MPPs are listed in Table 2-7.

Table 2-6 Pad descriptions – IC-level interface functions

Power on/off/reset colspan="2">Colspan="2">Colspan="2">Colspan="2">Power on/off/reset colspan="2">Colsp	APQ_IO ontrol	PI DI	Input supply power for digital I/O signals to/from the APQ device.					
Power on/off/reset colspan="2">Colspan="2">Colspan="2">Colspan="2">Power on/off/reset colspan="2">Colsp	ontrol		Input supply power for digital I/O signals to/from the APQ device.					
56 SHDN 71 PS_H 55 RESIN		DI						
71 PS_H 55 RESIN	N_ N							
55 RESIN			Shutdown hardware signal input to initiate graceful shutdown to a low-power state when pulled low. This signal comes from PM8994/PM8996 S4 regulator and has several PON/POFF/RESET scenarios described in the power on/off/reset section. Cmax = 10 pF					
185 KYPD	IOLD	DI	Power supply hold control input. This signals main purpose is to tell PMI8994/PMI8996 to keep its power supplies on and can initiate a reset or power down when asserted low. This signal comes from PM8994/PM8996 PON_RESET_N output and has several PON/POFF/RESET scenarios described in the power on/off/reset section. Cmax = 10 pF					
	N_N	DI	Reset hardware signal input to initiate various types of resets, clear faults, and clear interrupts. Cmax = 10 pF					
160 PGOC	D_PWR_N	DI	PON hardware signal input to initiate PON sequence when asserted low. This pad can be used to exit ship mode. Cmax = 10 pF					
	OD_SYSOK	DO	PON hardware signal output to initiate PON on PM8994/PM8996 when charger input is inserted. It can also initiate a graceful shutdown of PM8994/PM8996 when the battery is removed. It connects to PM8994/PM8996 SHDN_N and PON_1. Cmax = 10 pF					
System power manag	gement interfa	ce						
102 SPMI	_CLK	DI	SPMI communication bus clock signal.					
87 SPMI_	_DATA	DI, DO	SPMI communication bus data signal.					
Battery UICC alarm ((BUA)		1					
82 BUA		DO	Battery UICC alarm hardware signal for informing the APQ of a battery removal alarm and receiving UICC removal alarm.					
Miscellaneous IC-lev	el interfaces							
144 USB_	ID_RVAL1	DO	Output indicating USB_ID resistor value to identify the type of attached device to the system. It is used in combination with USB_ID_RVAL2 (JIG) and can be used to identify when MCPC audio or factory boot modes have been detected with USB_ID.					
172 USB_	ID_RVAL2	DO	Output indicating USB_ID resistor value to identify the type of attached device to the system. It is used in combination with USB_ID_RVAL1 (BOOT) and can be used to identify when MCPC audio or factory boot modes have been detected with					
GPIOs may be configu			USB_ID.					
MPPs may be configur	ured for IC-level	interface fun	USB_ID. actions not listed here. 2					

- 1. See Table 2-1 for parameter and acronym definitions.
- 2. Other IC-level interface GPIO functions are possible. To assign a GPIO a particular function, identify all of your application's requirements and map each GPIO to its function carefully avoiding assignment conflicts. All GPIOs are listed in Table 2-7.
- 3. MPPs may be configured for IC-level interface functions. To assign an MPP a particular function, identify all of your application's requirements and map each MPP to its function carefully avoiding assignment conflicts. All MPPs are listed in Table 2-7.

Table 2-7 Pad descriptions - configurable input/output functions

Pad #	Pad name	Configurable function	Pad type ¹	Functional description
MPP fu	nctions			
44	MPP_1		DO-Z	Configurable; default Hi-Z output.
		WLED_BL_DIM	AO	Light pulse generators (LPG) PWM used for external WLED backlight dimming.
43	MPP_2		DO-Z	Configurable; default Hi output.
		FLSH_STROBE	DI	Digital input for flash strobe signal.
73	MPP_3		DO-Z	Configurable; default Hi-Z output.
		PMI_SPON	DO	Interface with PM8994 to continue secondary PON sequence.
		TX_GTR_THRESH	DI	Digital input for transmit greater than threshold to mask flash current.
88	MPP_4		DO-Z	Configurable; default Hi-Z output.
		EXT_FET_CTL	DO	Digital output to toggle external FET gate drive. Used for WLED boost short circuit protection.
		LED_DRV	AO	Current sink with four programmable current settings. Can be used to drive a general-purpose LED.
GPIO fu	ınctions	1	l	
112	GPIO_1		DI-Z	Configurable; default digital input with 10 μA pull-down.
127	GPIO_2		DI-Z	Configurable; default digital input with 10 μA pull-down.
		HDMI_EN	DO	This pad is the digital output to toggle HDMI enable.
113	GPIO_3		DI-Z	Configurable; default digital input with 10 μA pull-down.
		EXT_FET_CTL	DO	Digital output to toggle external FET gate drive.
114	GPIO_4		DI-Z	Configurable; default digital input with 10 μA pull-down.
		USB2_HS_ID	DO	Digital output for high-speed USB2 ID.
83	GPIO_5		DI-Z	Configurable; default digital input with 10 μA pull-down.
		USB3_OTG_VBUS_EN	DO	Digital output to toggle USB3 OTG bus voltage enable.
68	GPIO_6		DI-Z	Configurable; default digital input with 10 μA pull-down.
		USB2_VBUS	DI	Digital input for USB2 bus voltage detection.
111	GPIO_7		DI-Z	Configurable; default digital input with 10 μA pull-down.
		MASK_2	DI	Digital input for optional additional flash mask. See User interfaces: Flash/torch for more details.

Table 2-7 Pad descriptions – configurable input/output functions (cont.)

Pad #	Pad name	Configurable function	Pad type ¹	Functional description
126	GPIO_8		DI-Z	Configurable; default digital input with 10 μA pull-down.
		MASK_3	DI	Digital input for optional additional flash mask. See the User interfaces: Flash/torch for more details.
157	GPIO_9		DI-Z	Configurable; default digital input with 10 μ A pull-down.
142	GPIO_10		DI-Z	Configurable; default digital input with 10 μA pull-down.

^{1.} See Table 2-1 for the parameter and acronym definitions.

NOTE: All GPIOs default to digital input with a 10 μA pull-down. All MPPs default to

Hi-Z.

NOTE: Configure unused MPPs as 0 mA current sinks (Hi-Z) and GPIOs as digital inputs

with their internal pull-downs enabled.

Table 2-8 Pad descriptions – power supply pads

Power inputs	Powe	r ir	าตน	its
--------------	------	------	-----	-----

Note: Power inputs are grouped with their respective module. These can be found in the previous tables.

Table 2-9 Pad descriptions – ground pads

Pad #	Pad name	Pad type ¹	Functional description
Common grounds			
	y includes common gr the previous tables.	ound pads. Po	ower ground pads are grouped with their respective modules,
101, 115, 116, 117, 128, 129, 130, 175	GNDC_CHG	GNDC	SMBC controller ground.
190	GNDC_SUB	GNDC	Substrate ground seal.
141	GNDC_FG	GNDC	Fuel gauge controller ground.
156	GNDC_SUB_FG	GNDC	Fuel gauge substrate ground.
48	GNDC_BST	GNDC	Boost SMPS controller ground.
13, 28	GNDC_S1	GNDC	S1 SMPS controller ground.
23	GNDC_SUB_S2S3	GNDC	Substrate ground for S2 and S3 power FETs.
7, 9	GNDC_S2S3	GNDC	S2, S3 SMPS controller ground.
8	GNDC_SUB	GNDC	Substrate ground seal.
67, 99, 100	GNDC	GNDC	Internal common ground.
57, 85, 86	GNDC_IDSS	GNDC	Ground for digital subsystem circuits.
97, 98	GNDC_MBG	GNDC	Ground for MBG regulator controller.
107	GNDC_DIS_P	GNDC	Display bias controller ground.
199	GNDC_DIS_N	GNDC	Display bias controller ground.

Table 2-9 Pad descriptions – ground pads (cont.)

Pad #	Pad name	Pad type ¹	Functional description
122	GND_SUB_DIS_P	GNDC	Substrate ground.
200	GND_SUB_DIS_N	GNDC	Substrate ground.
60	GNDC_FLSH	GNDC	Flash/torch controller ground.
103	GNDC_SUB	GNDC	Substrate ground.
66	GNDC_HAP	GNDC	Haptics controller ground.

^{1.} See Table 2-1 for the parameter and acronym definitions.

3 Electrical specifications

3.1 Absolute maximum ratings

Operating the PMI8994/PMI8996 under conditions beyond its absolute maximum ratings (Table 3-1) may damage the device. Absolute maximum ratings are limiting values to be considered individually when all other parameters are within their specified operating ranges. Functional operation and specification compliance under any absolute maximum condition, or after exposure to any of these conditions, is not guaranteed or implied. Exposure may affect device reliability.

Table 3-1 Absolute maximum ratings

	Parameter	Min	Max	Units
Input power manageme	nt functions			
USB_IN	Input power from USB source	-0.3	+28	V
DC_IN	Input power from DC source	-0.3	+20	V
MID_USB_IN	Input power from USB source (unprotected connection to USB_IN, not for general use)	-0.3	+28	V
MID_DC_IN	Input power from DC source (unprotected connection to DC_IN, not for general use)	-0.3	+20	V
VBATT, VBATT_SNS	Main-battery voltage			
	Steady state	-0.5	+6.0	V
	Transient (< 10 ms)	-0.5	+7.0	V
VPH_PWR	Handset power-supply voltage	-0.5	+6.0	V
Power supply pads				
VDD_FLASH	Camera flash supply voltage	-0.3	+12	V
VDD_xxx	All power supply pads not listed elsewhere (xxx defined in Table 2-8)	-0.5	+6.0	V
Signal pads				
V_IN	Voltage on any non-power supply pad ¹	-0.5	V _{XX} + 0.5	V
ESD protection and the	rmal conditions – see Section 7.1 and Section .			1

^{1.} V_{XX} is the supply voltage associated with the input or output pad to which the test voltage is applied.

3.2 Operating conditions

Operating conditions include parameters that are under the control of the user: power supply voltage and ambient temperature (Table 3-2). The PMI8994/PMI8996 meets all performance specifications listed in Section 3.3 through Section 3.9.2 when used and/or stored within the operating conditions, unless otherwise noted in those sections (provided the absolute maximum ratings have never been exceeded).

Table 3-2 Operating conditions

	Parameter	Min	Тур	Max	Units
Input power management	functions				
USB_IN	Input power from USB source	+3.7	_	+10	V
DC_IN	Input power from wall charger	+3.7	-	+10	٧
VPH_PWR	Handset power-supply voltage	+2.5	+3.6	+4.75	V
VBATT, VBATT_SNS	Main battery voltage	+2.5	+3.6	+4.75	V
Power supply pads				-1	
VDD_APQ_IO	Pad voltage for digital I/Os to/from the IC	+1.75	+1.80	+1.85	V
VDD_1P8_DIS_N	Inverting buck boost controller circuits	+1.75	+1.80	+1.85	٧
VDD_FLASH ¹	Camera flash supply voltage	+2.5	_	+5.5	V
VDD_RGB, VDD_TORCH	RGB LEDs and video torch supply voltages	+2.5	_	+5.5	V
VDD_xxx	All power supply pads not listed elsewhere (xxx defined in Table 2-8)	+2.5	+3.6	+4.75	V
Signal pads				-1	
V_IN	Voltage on any non-power-supply pad ²	0	_	V _{XX} + 0.5	V
Thermal conditions	·	1			
T _C	Case operating temperature	-30	+25	+85	°C

^{1.} Applicable during flash mode of operation. VDD_FLASH is generally tied to DC_IN_OUT, and can have voltage as high as +10 V with charger connected when not in flash mode of operation.

^{2.} V_{XX} is the supply voltage associated with the input or output pad to which the test voltage is applied.

3.3 DC power consumption

This section specifies DC power supply currents for the various IC operating modes (Table 3-3). Typical currents are based on IC operation at room temperature (+25°C) using default settings.

Table 3-3 DC power supply currents

	Parameter	Comments	Min	Тур	Max	Units
I_ACTIVE	Supply current, active mode ¹		-	670	_	μΑ
I_SLEEP	Supply current, sleep mode ²		1	209	_	μΑ
I_OFF	Supply current, off mode ³					
	Battery missing detection configuration:					
	Disabled		_	29	_	μΑ
	ID only (240 kΩ)		_	41	_	μΑ
	ID only (1.5 k Ω)		_	57	_	μΑ
	THERM only		_	34	_	μΑ
	ID (240 $k\Omega$) and THERM		_	45	_	μΑ
	ID (1.5 k Ω) and THERM		_	62	_	μΑ
I_SHIP	Supply current, ship mode ⁴					
	Battery missing detection configuration:					
	Disabled		_	17	_	μΑ
	ID only (240 kΩ)		_	29	_	μΑ
	ID only (1.5 kΩ)		_	45	_	μΑ
	THERM only		_	22	_	μΑ
	ID (240 $k\Omega$) and THERM		_	34	_	μA
	ID (1.5 $k\Omega$) and THERM		_	50	_	μA
I_USB	USB charger current in suspend mode 5		_	600	1000	μΑ
I_DC	DC charger current in suspend mode ⁶		_	800	1400	μΑ

- 1. I_ACTIVE is the total supply current from the battery with the PMIC on after its primary power-on sequence. In this state the boost-bypass is enabled in auto-boost mode driving no load, the charger module is enabled, and the fuel gauge module is enabled.
- 2. I_SLEEP is the average supply current from the battery with the PMIC on after executing its sleep sequence. In this state the boost-bypass is enabled in forced-bypass mode driving no load, the charger module is enabled, the fuel gauge module is enabled, and the internal PMIC infrastructure is in a low-power state. External component assumptions are BATT_THERM pull-up to R_BIAS: $68 \text{ k}\Omega$, BATT_THERM resistance: infinite, BATT_ID resistance: 240 k Ω , fuel gauge ESR pulses disabled.
- 3. I_OFF is the total supply current from the battery with PMI8994/PMI8996 off. This only applies when the temperature is between -30°C and +60°C.
- 4. I_SHIP is the total supply current from the battery with PMI8994/PMI8996 in ship mode. This only applies when the temperature is between -30°C and +60°C.
- 5. I_USB is the total supply current from a USB charger when the phone has a good battery (VBATT > 3.2 V and not being charged). During USB suspend, current from a PC is limited to 2.5 mA. The specified I_USB value allows 0.85 mA for external components connected to VBUS during suspend.
- 6. I_DC is the total supply current from a DC charger when the phone has a good battery (VBATT > 3.2 V and not being charged).

3.4 Digital logic characteristics

The charger has unique digital signaling characteristics as listed within Section 3.4.2; all other PMI8994/PMI8996 digital I/O characteristics are specified in Table 3-4.

Table 3-4 Digital I/O characteristics

	Parameter	Comments ¹	Min	Тур	Max	Units
V _{IH}	High-level input voltage		0.65 · V _{IO}	_	V _{IO} + 0.3	V
V _{IL}	Low-level input voltage		-0.3	_	0.35 · V _{IO}	V
V _{SHYS}	Schmitt hysteresis voltage		15	-	_	mV
IL	Input leakage current ²	V_{IO} = max, V_{IN} = 0 V to V_{IO}	-0.20	-	+0.20	μΑ
V _{OH}	High-level output voltage	I _{out} = I _{OH}	V _{IO} - 0.45	_	V _{IO}	V
V _{OL}	Low-level output voltage	I _{out} = I _{OL}	0	_	0.45	V
I _{OH}	High-level output current ³	V _{out} = V _{OH}	3	_	_	mA
I _{OL}	Low-level output current ³	$V_{out} = V_{OL}$	_	_	-3	mA
C _{IN}	Input capacitance ⁴		_	_	5	pF

^{1.} V_{IO} is the supply voltage for the PMIC interface (most PMIC digital I/Os).

^{2.} MPP and GPIO pads comply with the input leakage specification only when configured as a digital input or set to the tri-state mode.

^{3.} Output current specifications apply to all digital outputs unless specified otherwise, and are superseded by specifications for specific pads (such as MPP and GPIO pads).

^{4.} Input capacitance is guaranteed by design, but is not 100% tested.

3.4.1 Battery charger

The PMI8994/PMI8996 features a fully programmable switch-mode Li-ion battery charger, input power and output power controller for portable devices. The device is designed to be used in conjunction with systems using single-cell Li-ion and Li-polymer battery packs. The PMI8994/PMI8996 provides three major functions to the end-system: input selection and arbitration, system output supply and control, and battery charging. The device is fully programmable via the SPMI interface.

Table 3-5 Battery charger specifications

Parameter	Comments ¹	Min	Тур	Max	Units		
Input source control, protection, and CurrentPath power path management							
Input voltage range	V_FLOAT = 4.2 V						
_		3.70	_	10.0	V		
DC_IN		3.70	_	10.0	V		
Input voltage lockout							
Undervoltage							
Threshold, falling V, option A		3.50	3.60	3.70	V		
Threshold, falling V, option B		6.90	7.20	7.50	V		
USB_FAIL low threshold		4.00	4.15	4.30	V		
Over-voltage ²							
Threshold, rising V, option A		6.20	6.40	6.50	V		
Threshold, rising V, option B	50 mA prebias enabled	6.90	7.20	7.50	V		
Threshold, rising V, option C		10.0	10.3	10.6	V		
Hysteresis		_	0.20	_	V		
Absolute input current	0°C to 70°C, V_OUT > 2.1 V						
USB_IN							
USB 2.0 with USB_CS = USB_IN		400	440	500	mA		
USB 2.0 with USB_CS = GND	mode by default	58	80	100	mA		
USB 3.0 with USB_CS = USB_IN		775	838	900	mA		
USB 3.0 with USB_CS = GND		102	125	150	mA		
USB_CS = float, set for 1000 mA		890	1000	1100	mA		
All other settings ³	Programmable 300 to 3000 mA	-80 mA	_	+80 mA			
_		-6.0%		+6.0%			
DC_IN							
Set for 1000 mA	Programmable 300 to 2000 mA	940	1000	1060	mA		
All other settings ³		-45 mA	_	+45 mA			
Ğ		-3.5%		+3.5%			
Thermal protection – see Table 3-6		1	1	1			
AICL							
AICL threshold accuracy	HC mode, DC_IN / USB_IN falling, V_CL set to 4.25 V	-3.5	_	+3.5	%		
AICL hysteresis		_	200	_	mV		
AICL glitch filter (rising/falling)		_	20	_	ms		
AICL auto-timer; four valid settings	Re-initiates AICL algorithm	_	45–360	-	sec		

Table 3-5 Battery charger specifications (cont.)

Parameter	Comments ¹	Min	Тур	Max	Units
APSD ⁴					
D+ source voltage (V _{dp_src})	Current = 125 μA	0.5	0.6	0.7	V
Data detect voltage (V _{data_ref})		0.250	0.325	0.400	V
D+ pull-up voltage (V _{dp_up})		3.0	_	3.6	V
D- sink current (I _{dm_sink})		50	-	150	μA
Data contact detect current source (I _{dp_src})		7	-	13	μA
Timing characteristics					
D+ source on time (tdp_src_on)		100	-	_	ms
D+ source off to high current (tspsrc_ hicrnt)		40	_	_	ms
D+ source off to connect (tdpsrc_on)		40	_	_	ms
DCD timeout (tdcd_timeout), option 1		321	328	335	ms
DCD timeout (tdcd_timeout), option 2		642	656	670	ms
Charger detect debounce (chgr_det_ dbnc)		10	_	_	ms
D+/D- capacitance (C _{dp_dm})	APSD completed; D+/D- are Hi-Z	_	4	_	pF
WiPower					
Input impedance limiter	±1 divided by input current limit accuracy	-3.85	-	4.17	%
Input power limiter	Maximum power drawn from PMI; smartphone setting	_	-	5	W
DC_IN voltage comparator					
Threshold	DIV2_EN = high	_	6.5	_	V
Hysteresis		_	320	_	mV
DIV2_EN falling-edge deglitch timer	Four programmable settings; DIV2_EN high-to-low; AICL disabled-to-enabled	0	-	500	μs
Battery charging with switching charger	(SCHG)	1			
Float voltage (V_FLT) range & nominal	20 mV steps	3.60	4.20	4.50	V
Float voltage accuracy	T = 0°C to 70°C				
V_FLT ≥ 4.2 V		_	_	±0.5	%
V_FLT < 4.2 V		_	_	±1.0	%
Fast charge current accuracy	T = 0°C to 70°C				
1000 mA		890	1000	1110	mA
All other settings ³	Programmable 300–3000 mA in 32 steps	-100 mA -2.5%		+100 mA +2.5%	
Charge termination current accuracy ⁵	T = 0°C to 70°C				
100 mA		_	-	±50	mA
All other settings ³	Programmable 50–600 mA in 8 steps	_	_	±20	%
Charge termination glitch filter		_	1	_	sec

Table 3-5 Battery charger specifications (cont.)

Parameter	Comments ¹	Min	Тур	Max	Units
Recharge threshold voltage ⁶	PMI8994	_	200	_	mV
(V_FLT - VBAT)	PMI8996	_	100 or 150	-	mV
Precharge to fast charge threshold	VBAT rising; 2.8 V setting	_	-	±4	%
accuracy	Programmable 2.4–3.0 V in 4 steps				
Precharge current accuracy	T = 0°C to 70°C				
100 mA		_	_	±20	mA
All other settings ³	Programmable 100–550 mA in 5 steps	_	_	±20	mA
Trickle to precharge voltage threshold		2.0	2.1	2.2	V
Trickle charge current	VBAT = 1.7 V	_	45	-	mA
Charger buck regulator			1		ı
Peak switching current	USB_IN or DC_IN = 9.0 V	-	4.5	_	Α
Maximum DC output current	USB_IN or DC_IN = 9.0 V	_	4.0	-	Α
Switching frequency ⁷	PMI8994	1.92	2	2.08	MHz
	PMI8996	_	750	-	kHz
Duty cycle					
Maximum		_	99.3	_	%
Minimum		_	0	_	%
Regulated output voltage (VPH)	VPH = VPH_PWR		VDAT		V
Charging, VPH_MIN < VPH < VPH_MAX		_	VBAT + IR	_	V
Not charging, VBAT > VPH_MIN option A		_	VBAT + 0.1	-	
Not charging, VBAT > VPH_MIN option B		_	VBAT + 0.2	-	V
Maximum regulated output voltage	Charging disabled	_	4.6	-	V
Minimum regulated output voltage	Three programmable settings for				
Charging	PMI8994	_	3.15	_	V
		_	3.45	_	V
	Four programmable settings for	_	3.60	_	V
	PMI8996		3.2		V
		_	3.4	_	V
		_	3.6	_	V
		_	3.8	_	V
Regulated output voltage accuracy					
VPH = 3.6 V, I_SYS = 0 A		_	±1.0	±2.5	%
VPH = 4.3 V, I_SYS = 0 A		_	±1.0	±2.5	%
Output voltage load regulation	Load steps from 0 to 1 A in	VBAT -	VBAT -	_	V
	15 microseconds	0.2	0.1		

Table 3-5 Battery charger specifications (cont.)

Parameter	Comments ¹	Min	Тур	Max	Units
BATFET regulation voltage when an ideal diode	Ideal diode; V_OUT falling, VBAT > V_OUT, I_OUT = 300 mA	-	VBAT - 0.050	VBAT - 0.075	V
Efficiency	USB_IN charging efficiency of				
USB_IN	PMI8996.				
Peak, 5 V input		_	92.3	_	%
Peak, 9 V input		_	89.1	_	%
3 A charge current, 9 V input		_	85.1	_	%
DC_IN					
Peak, 5 V input		_	91.4	_	%
Peak, 7 V input		_	89.9	_	%
Peak, 9 V input		_	88.6	_	%
1.5 A charge current, 5 V input		_	87.3	_	%
1.5 A charge current, 7 V input		_	88.7	_	%
1.5 A charge current, 9 V input		_	88.2	-	%
Power dissipation USB_IN	USB_IN charging power dissipation of PMI8996.				
3 A charge current, 9 V input DC_IN		_	2032	_	mW
1.5 A charge current, 5 V input		_	849	_	mW
1.5 A charge current, 7 V input		_	887	_	mW
1.5 A charge current, 9 V input		_	882	_	mW
SYSON analog output	<u> </u>				
SYSON output voltage	For PMI8994, I_OUT = 50 mA; USB_IN or DC_IN > 5.0 V	4.7	5.0	5.3	V
	For PMI8996, I_OUT = 50 mA; USB_IN or DC_IN > 5.5 V	5.17	5.5	5.83	V
Battery FET				•	
Battery FET on resistance		_	10	16	mΩ
Battery FET continuous current ³	Pad limited	-	_	6	Α
Battery FET peak current ³	Pad limited, 10% duty cycle	_	_	8	Α
USB-OTG, HDMI, MHL modes					
OTG output voltage		4.75	5.00	5.25	V
Efficiency	See Table 3-6 for typical OTG efficiency curve	-	_	_	%
OTG battery UVLO accuracy, VBAT falling	2.70 to 3.30 V settings	_	_	±4	%
OTG-specific UVLO hysteresis	T = 0°C to 70°C	_	50	_	mV
OTG-specific standby current	See "Current consumption" in Table 3-5	_	_	_	mA
Protection	I.		1		
VBAT overvoltage lockout	VBAT rising	_	V_FLT + 0.1	_	V

Table 3-5 Battery charger specifications (cont.)

Parameter	Comments ¹	Min	Тур	Max	Units
Automatic charger shutdown threshold	DC_IN - VBAT or				
(V _{ASHDN})	USB_IN - VBAT	400	400	0.40	
Voltage (falling)		120	180	240	mV
Hysteresis		1	80	_	mV
Charge inhibit threshold voltage (V_FLT - VBAT)	Four steps, after power applied	50	_	300	mV
Precharge timeout accuracy	48 to 191 min settings	_	_	±20	%
Complete charge timeout accuracy	382 to 1527 min settings	_	_	±20	%
System start-up holdoff timer					
USB_IN		200	_	_	msec
DC_IN		5	10	15	msec
Charger start-up holdoff timer					
Enabled		250	_	_	msec
Disabled		_	1	_	msec
Battery voltage glitch filter		_	175	_	msec
Watchdog timer					
Option A		_	36	_	sec
Option B		_	18	_	sec
Option C		-	64	_	sec
Charger thermal protection					
Charging current reduction, option A		_	100	_	°C
Charging current reduction, option B		_	110	_	°C
Charging current reduction, option C		-	120	_	°C
Charging current reduction, option D		_	130	_	°C
Shutdown		_	150	_	°C
Shutdown hysteresis		_	20	_	°C
See Table 3-6 for battery thermistor monito	ring specifications.				
Low battery (SYSOK output pad)					
Low battery voltage/SYSOK detection					
Threshold range (VBAT falling)	15 programmable steps	2.50	_	3.70	V
Threshold accuracy	2.80 V threshold	-	_	±2	%
Threshold hysteresis (rising)		_	200	_	mV
VDIR_CHG analog output					
R = ratio of VDIR_CHG to I_CHG	For PMI8994, V = I_CHG \times 0.8 Ω	-	0.8	_	_
	For PMI8996, V = I_CHG \times 0.5 Ω	-	0.5	_	-
VDIR_CHG accuracy	T = 0°C to 70°C				
I_CHG = 500 mA		_	_	±40	mV
I_CHG = 1000 mA		_	_	±40	mV
VDIR_CHG output drive strength ⁸	Maximum load capacitance		_	50	pF

Table 3-5 Battery charger specifications (cont.)

Parameter	Comments ¹	Min	Тур	Max	Units
Charger-specific digital I/O character	ristics (different from general character	ristics giv	en in <mark>Sec</mark>	tion 3.4)	
High-level input voltage (V _{IH})	Charger digital interface pads: CHG EN, WIPWR DIV2 EN,	1.4	_	_	V
Low-level input voltage (V _{IL})	WIPWR_CHG_OK, USB_CS	_	_	0.6	V
EN high-level input voltage (V _{IH})		1.2	-	-	V
EN low-level input voltage (V _{IL})		-	-	0.4	V
Output low-level (V _{OL}), 3 mA sink	STAT_CHG, PGOOD_SYSOK	-	-	0.3	V
R _{PULL} (push-pull configuration)	PGOOD_SYSOK VDD = 1.8 V	_	1.27	_	kΩ
	USBPHY_ON VDD = 5.0 V	_	1.27	_	kΩ
Current consumption			1		
I _{LEAK}					
EN_CHG, USB_CS	V_IN = 3.3 V	_	_	1.0	μΑ
STAT_CHG	V_IN = 5.0 V	_	_	1.0	μΑ
Ground current					
Standby (battery)	Input present, SHDN = H, USB_IN/DC_IN = 0 V		45	70	μA
Shutdown (battery)	No input, SHDN = L		12	20	μΑ
Suspend (DC_IN) ⁹					
Suspend (USB_IN)					
Active					
PFM mode, no load		_	2	5	mA
PWM mode, no load ³		_	15	24	mA
OTG-specific standby current	No load, PFM mode	_	3	_	mA
	No load, PWM mode	_	27	_	mA

- 1. T = -30°C to +85°C, DC_IN or USB_IN = 5.0 V, V_FLT = 4.2 V, and VBAT = 3.7 V unless otherwise noted.
- 2. Overvoltage lockout depends on the allowed input adapter type selection.
- $3. \ \ \text{Not 100\% production tested. Guaranteed by design and/or characterization.}$
- 4. Refer to the USB battery charging specifications 1.1 and 1.2.
- 5. Charge termination current sensed by charger analog sensor. By using a fuel gauge ADC, PMI8996 can achieve a higher charge termination current accuracy.
- 6. Battery recharging can also be handled by fuel gauge, based on the battery SoC.
- 7. Although the PMI8994 oscillator frequency can be programmed to 3 MHz, only 2 MHz is supported. For PMI8996, the default switching frequency of 750 kHz is trimmed 10% lower to achieve better charger efficiency.
- 8. Drive strength/load capacitance is guaranteed by design, but is not 100% tested.
- 9. See Table 3-3 for USB_IN and DC_IN suspend current consumption.

3.4.2 Fuel gauge

The fuel gauge module offers a hardware-based algorithm that is able to accurately estimate the battery's state of charge by using current monitoring and voltage-based techniques. This hybrid approach ensures both excellent short-term linearity and long-term accuracy. Furthermore, neither full battery charge cycling, nor zero-current-load conditions, are required to maintain the accuracy.

The fuel gauge measures the battery pack temperature by sensing the voltage across an external thermistor. Missing battery detection is also incorporated to accurately monitor battery insertion and removal scenarios, while properly updating the state of charge when a battery is reconnected.

Using precise measurements of battery voltage, current, and temperature, the fuel gauging algorithm compensates for the variation in battery characteristics across temperature changes and aging effects. This provides a dependable state of charge estimate throughout the entire life of the battery and across a broad range of operating conditions.

A low level of interaction with the system is required. A broad range of configuration registers are provided to fit the requirements various applications.

Performance specifications for PMI8994 and PMI8996 fuel gauge are presented in Table 3-6 and Table 3-7, respectively.

Table 3-6 PMI8994 fuel gauge performance specifications

Parameter	Comments ¹	Min	Тур	Max	Unit
State of charge accuracy	See Figure 3-9 and Figure 3-10 for typical SoC accuracy curves.	-	-	-	%
Voltage ADC – battery voltage	conversion				II.
ADC resolution		_	_	15	bits
LSB magnitude		-	152.6	-	μV
Conversion time	15 bits	-	163.84	-	ms
Input voltage range		2.8	_	4.6	V
Gain error	VBATT = 3.4 to 4.4 V				
T = 25°C		_	±0.2	_	%
T = 0°C to +70°C		-	±0.3	-	%
Input referred offset error	VBATT = 3.4 to 4.4 V				
T = 0°C to +70°C		-2.5	_	+2.5	mV
Voltage ADC – thermistor volta	ge conversion		-11		
ADC resolution		_	12	_	bits
LSB magnitude		_	659	-	μV
Conversion time		1.47	_	392	S
Input voltage range	% of R_BIAS	0	_	90.5	%
Gain error	VBATT_THERM > 1 V, R_BIAS = 2.7 V				
T = -20°C to +70°C		-0.6	_	+0.6	%
Input referred offset error	VBATT_THERM ≤ 1 V, R_BIAS = 2.7 V				
T = -20°C to +70°C		-6	_	6	mV

Table 3-6 PMI8994 fuel gauge performance specifications (cont.)

Parameter	Comments ¹	Min	Тур	Max	Unit
Supported resistance range ²		10	_	100	kΩ
Supported resistor accuracy		_	0.50	_	%
Supported beta value range		3200	_	4400	
Accuracy of converted temperature	Thermistor accuracy = 0.5% Ibatt < 50 mA				
T = -0°C to +50°C	Thermistor B = 3200	-2	_	+2	С
T = -20°C to +60°C	Thermistor value = 68 K	-3	_	+3	С
Biasing voltage (R_BIAS)	T = 25°C	_	2.7	_	V
Biasing voltage accuracy	T = 0°C to +70°C	-10	_	10	%
Voltage ADC – USB ID voltage conve	rsion				
ADC resolution		_	12	-	bits
LSB magnitude		_	659.2	_	μV
Conversion time		_	20.5	_	ms
Input voltage range	% of R_BIAS	0	_	87.4	%
Gain error					
$T = 0^{\circ}C$ to $+70^{\circ}C$	USB_ID > 1 V	-0.6	_	+0.6	%
Input referred offset error					
T = 0°C to +70°C	USB_ID ≤ 1 V	-6	_	+6	mV
Supported resistance range		0	_	850	kΩ
Biasing voltage (R_BIAS)	T = 25°C	_	2.7	_	V
Biasing voltage accuracy	T = 0°C to +70°C	-10	_	10	%
Voltage ADC – battery ID voltage		"		ll .	1
ADC resolution		_	9	_	bits
LSB magnitude		_	9.8	_	mV
Conversion time		_	2.6	_	ms
Input voltage range		0	_	2.5	V
Battery current accuracy 3.0 V < VBATT < 4.4 V, T = 0°C to +70°C	I_batt ≤ 2 A I_batt > 2 A	-25 -1.25	_ _	+25 +1.25	mA %
Input referred offset error					
T = 0°C to +70°C	BAT_ID ≤ 1 V	-10	_	+10	mV
Supported resistance range ³		1	_	450	kΩ
Bias current accuracy	T = 0°C to +70°C				
5 μA setting		-8	_	+8	%
15 μA setting		-6	_	+6	%
150 μA setting		-4	_	+4	%
Current ADC – external sensing batte			I		Γ
ADC resolution	Signed representation	_	15	_	bits

Table 3-6 PMI8994 fuel gauge performance specifications (cont.)

Parameter	Comments ¹	Min	Тур	Max	Unit
LSB magnitude		_	1.5	_	μV
Conversion time		-	163	_	ms
Gain error	VBATT = 3.0 to 4.4 V				
T = 25°C		-1	_	+1	%
T = 0°C to +70°C		-1.25	_	+1.25	%
Supported resistance range		-	10	-	mΩ
Supported resistor accuracy		1	0.5	-	%
Converted battery current LSB		-	152.6	-	μΑ
Converted battery current range		-4.8	-	+4.8	Α
Input referred offset error	T = 0°C to +70°C, VBATT = 3.0 to 4.4 V	-25	_	+25	mA
Current ADC – internal sensing batte	ery current				
ADC resolution	Signed representation	_	15	_	bits
LSB magnitude		-	1.5	_	μV
Conversion time		_	163	_	ms
Battery current accuracy					
VBATT > 3.6 V, T = 0°C to +70°C	I_batt ≤ 1 A, input absent	-70	_	+10	mA
	I_batt > 1 A, input absent	-7	_	+3	%
	I_batt ≤ 1 A, 5 V/9 V input present, charging disabled	-100	_	+70	mA
	I_batt > 1 A, 5 V/9 V input present, charging disabled	-8	_	+9	%
	I_batt ≤ 1 A, 5 V/9 V input present, charging enabled	-100	_	+150	mA
	I_batt > 1 A, 5 V/9 V input present, charging enabled	-10	_	+5	%
Converted battery current LSB		-	152.6	_	μA
Converted battery current range		-4	_	+4	Α
ADC shared parameters					
ADC clock conversion frequency		-	200	-	kHz
ADC clock conversion frequency accuracy	T = 0°C to +70°C	193	200	205	kHz
Current consumption			1	1	1
Ground current					
Active	Fuel gauge is converting voltage/current	-	1000	_	μA
Sleep	BCL in LPM state	10	140	_	μΑ

^{1.} T = -30°C to +85°C, +2.7 V < VBATT < +4.5 V unless otherwise noted. All voltages are relative to GND.

^{2.} It is not recommended to place any capacitance on the BATT_THERM pad. Capacitance greater than 40 nF with a 10 k Ω nominal thermistor resistance may result in error in the converted temperature exceeding the specification limits.

3. It is not recommended to place any capacitance on the BATT_ID pad. Adding capacitance may result in error in the converted battery ID exceeding the specification if the following capacitances are exceeded:

BATT_ID = 1 kΩ to 15 kΩ: 10 nF BATT_ID = 19 kΩ to 140 kΩ: 4.7 nF BATT_ID = 240 kΩ to 450 kΩ: 0.47 nF




Figure 3-9 PMI8994 SoC accuracy plot for 1.15 A discharging (4.35 V 3 Ah battery), measured on PMI8994 v2.0




Figure 3-10 PMI8994 SoC accuracy plot for 1.15 A discharging (4.2 V 1.5 Ah battery), measured on PMI8994 v2.0




Figure 3-11 PMI8994 SoC accuracy plot for 1.5 A charging with 5 V DCP (4.35 V 3 Ah battery), measured on PMI8994 v2.0

Table 3-7 PMI8996 fuel gauge performance specifications

Parameter	Conditions ¹	Min	Тур	Max	Unit				
General									
ADC clock frequency from standby oscillator	T _J = 25°C	196	200	204	KHz				
	$T_J = 0$ °C to +70°C	193	200	207	KHz				
Biasing voltage (R_BIAS)		-	2.7	_	V				
Minimum input supply voltage for memory volatile content retention		_	2.6	-	V				
Voltage ADC – battery voltage conver	rsion		ı		1				
ADC resolution		_	_	15	bits				
LSB magnitude		-	152.6	-	μV				
Conversion time	15 bits	-	163.84	_	ms				
Input voltage range		2.8	_	4.7	V				

Table 3-7 PMI8996 fuel gauge performance specifications (cont.)

Parameter	Conditions ¹	Min	Тур	Max	Unit
Battery voltage absolute accuracy, (PLUSBATT - MINUSBATT)	T = 25°C VBATT = 3.8 V No input connected	-0.15	_	+0.15	%
	T = 0°C to +70°C VBATT = 3.8 V	-0.2	_	+0.2	%
	No input connected T = 25°C VBATT = 3.8 V 5 V USB Input	-0.25	_	+0.25	%
	T = 0°C to +70°C VBATT = 3.8 V 5 V USB Input	-0.3	_	+0.3	%
Voltage ADC – thermistor voltage con	version				
Thermistor voltage resolution	Programmable	9	_	12	bits
Thermistor voltage input range	% of R_BIAS	0	_	91.2	%
Thermistor voltage LSB	V _{R BIAS} = 2.7 V	659	_	5273	μV
Thermistor voltage absolute accuracy	T =-20°C to +70°C V _{R_BIAS} = 2.7 V	-0.8	_	+0.8	%
	$V_{BAT_THERM} > 1 V$ $T = -20^{\circ}C \text{ to } +70^{\circ}C$ $V_{R_BIAS} = 2.7 V$ $V_{BAT_THERM} < 1 V$	-8	_	8	mV
Supported thermistor value range		10	_	100	kΩ
Supported thermistor accuracy		_	0.50	_	%
Supported thermistor beta value range		3200	_	4400	
Supported thermistor capacitor value	BAT_Therm _{RES} = 10 k	_	5	150	nF
Battery temperature measurement accuracy	T = -0°C to +50°C Thermistor accuracy = 0.5% IBATT < 50 mA Thermistor B = 3200 Thermistor value= 68 K	-2	-	+2	С
	T = -20°C to +60°C Thermistor accuracy = 0.5% IBATT < 50 mA Thermistor B = 3200 Thermistor value = 68 K	-3	_	+3	C
Time between updates		1.47	_	392	S
Biasing voltage (R_BIAS)	T = 25°C During ADC conversion	_	2.7	_	V

Table 3-7 PMI8996 fuel gauge performance specifications (cont.)

Parameter	Conditions ¹	Min	Тур	Max	Unit
Biasing voltage accuracy	T = 0°C to +70°C	-10	_	10	%
	During ADC conversion				
Voltage ADC – battery ID voltage					
ADC reading resolution		_	9	_	bits
LSB magnitude		_	9.8	-	mV
Conversion time		_	2.6	Ī	ms
Input voltage range		0	_	2.5	V
Gain error	T = 0°C to +70°C	-1	±0.75	+1	%
	BATT_ID > 1 V				
Input referred offset error	T = 0°C to +70°C	-10	_	+10	mV
	BATTT_ID ≤ 1 V				
Current ADC – external sensing ba	nttery current				
ADC reading resolution	Signed representation	_	15	-	bits
LSB magnitude		-	1.5	-	μV
Conversion time		-	163	1	ms
Battery current accuracy	T = 0°C to +70°C	-1.5	_	+1.5	%
	VBATT = 3.0 to 4.4 V				
	IBATT < -1 A (charge)				
	IBATT > 1 A (discharge)				
	T =0°C to +70°C	-15	_	+15	mA
	VBATT = 3.0 to 4.4 V				
	IBATT < 1 A				
Termination current accuracy	T = 0°C to +70°C	-15	_	+15	mA
	VBATT = 4.4 V				
	IBATT = -0.3 A				
Supported resistance range		_	10	-	mΩ
Supported resistor accuracy		_	0.5	1	%
Converted battery current LSB	10 mΩ Rsense	_	152.6	1	μΑ
Converted battery current range	10 mΩ Rsense	-5.0	_	+5.0	Α
Current ADC – internal sensing ba	ttery current	-	1		
ADC reading resolution	Signed representation	_	15	-	bits
Battery current accuracy	T = 0°C to +70°C	-7	_	+7	%
	VBATT = 3.4 to 4.4 V				
	VSYS_MIN = 3.0 V				
	IBATT > 1 A				
	T = 0°C to +70°C	-70	_	+70	mA
	VBATT = 3.4 to 4.4 V				
	VSYS_MIN = 3.0 V				
	IBATT < 1 A				

Table 3-7 PMI8996 fuel gauge performance specifications (cont.)

Parameter	Conditions ¹	Min	Тур	Max	Unit
Termination current accuracy	T = 0°C to +70°C	-40	_	+40	mA
	VBATT = 4.4 V				
	IBATT = -0.3 A				
Converted battery current LSB		-	152.6	_	μΑ
Converted battery current range		-5.0	_	+5.0	Α
Conversion time	15 bits	-	163	_	ms
Current consumption					
Ground current					
Active	Fuel gauge is converting voltage/current	_	1000	_	μΑ
Sleep	Estimated average sleep current	_	30	_	μΑ
Sleep	Rock bottom sleep current	10	_	_	μΑ

^{1.} $T = -10^{\circ}C$ to $+70^{\circ}C$, +2.7 V < VBATT < +4.5 V, unless otherwise noted. All voltages are relative to GND.

3.4.2.1 Battery serial interface

Battery Serial Interface (BSI) implements the physical layer of MIPI battery interface (BIF) to connect either low cost or smart battery pack. When interfaced with a smart battery, BSI enables a single wire serial interface which allows digital communication between mobile device (host) and battery (slave) over battery communication line (BCL) or battery ID (BATT_ID) line. The purpose of BIF is to provide a method to communicate battery characteristics information to ensure safe and efficient charging control under all operating conditions. The software detects if a smart battery is connected and enables digital communication over BCL. BIF also provides battery authentication through digital unique ID (UID) so that host device can take appropriate action when an unauthorized battery is connected to the phone.

Table 3-8 BSI performance specifications

Parameter	Comments ¹	Min	Тур	Max	Unit
MIPI-BIF I/O electrical specifications		,		•	
BCL logic high or idle voltage	R_ID = 240 kΩ–450 kΩ	1.2	-	2.25	V
	I_PU = 5 μA				
BCL logic low voltage	R_ID = 450 Ω	-	-	0.1	V
Internal ID pull-up current source - See T	able 3-6 for Battery ID specifications				
Internal fast pull-up resistor		7	9	11	kΩ
BCL idle DC voltage for low-cost battery	R_ID = 19.6 kΩ–140 kΩ				
Programmable range		0.294	_	2.1	V
Accuracy		-4	_	+4	%
MIPI-BIF I/O timing specifications for s	smart battery	1			
BIF time base range	Based on software programming	2	_	150	μs
Rise time	0 to 1.1 V	_	-	500	ns
	$R_{ID} = 240 \text{ k}\Omega$				
	C_BCL = 50 pF				
Fall time	VOH_BCL (max) to 0.1	_	-	50	ns
	$R_ID = 450 k\Omega$				
	C_BCL = 50 pF				
MIPI-BIF timing specifications for batte	ery removal detection	ı		ll .	l
Battery removal debounce filter time	Software programmable with step of				
Programmable range	31 µs (32 kHz sleep clock)	0	_	1	ms
Accuracy		-16	_	+16	%

^{1.} T = -30°C to +85°C, +2.7 V < VBATT < +4.5 V unless otherwise noted. All voltages are relative to GND.

3.5 Output power management

Output power management performance specifications are split into five functional categories as defined within its block diagram (Figure 3-12). Before providing performance specifications for these functions, the outputs and their expected uses are listed (Table 3-9).




Figure 3-12 Output power management functional block diagram

Table 3-9 Output power management sum

Type/ output	Rated current/ 1 expected peak	Default conditions/ ² specified range ³	Expected usage
HF/S1	1000 mA/ 860 mA	Off at 1.025 V/ 0.375–1.400 V	PM8994 LDO 1 for subregulation
FT/S2	4000 mA/ 4000 mA	On at 1.000 V/ 0.350–1.355 V	Graphics core
FT/S3	4000 mA/ 4000 mA	On at 1.000 V/ 0.350–1.355 V	
Boost/ bypass	2000 mA/ 1000 mA	On at 3.300 V/ 3.000 to 5.200 V	Microphone bias, torch, and PM8994/PM8996 LDOs 9, 10, 13, 17, 18, 19, 20, 21, 22, 23, 24, and 29 for subregulation
+5 V boost	1300 mA/ 600 mA	Off at 5.000 V/ 4.5 to 5.5 V	Speaker driver, (host mode for concurrency case)

- 1. Rated current is the maximum for which specification compliance is guaranteed unless stated otherwise.
- 2. All regulators have default voltage settings, whether they default on or not; the voltage and state depends upon the programmable boot sequencer (PBS) configuration.
- 3. The specified voltage range is the programmed range for which performance is guaranteed to meet all specs. For usage outside this range, submit a case to QTI for approval.

3.5.1 Boost/bypass SMPS

At a very high level, the boost/bypass SMPS can be described as a boost converter with the option to bypass the boost function. When the input voltage (VPH_PWR) is lower than the target output voltage, the boost/bypass works in its boost mode to maintain a constant output voltage that is higher than the input voltage. When the input voltage is higher than the target output voltage, the boost function is bypassed, thereby passing the input voltage to the output terminal. Pertinent performance specifications are given in Table 3-10.

Table 3-10 Boost/bypass SMPS performance specifications

Parameter	Comments 1, 2	Min	Тур	Max	Units
Operational input voltage	VPH_PWR	2.5	-	4.75	V
Output voltage range, 50 mV steps	Specified performance range	3.0	3.15	5.2	V
Rated load current (I_rated) V_in ≥ 3.3 V	Continuous current delivery	2000	_	_	mA
V_in ≥ 3.0 V, V_out < 3.6 V V_in ≥ 2.5 V, V_out < 3.3 V		1500 1000		_	mA mA
Inductor current Programmable range Accuracy	For 1 A and above	500 –	_ _	4000 ±30	mA %
Switching frequency	Programmable; range & default values	1.6	3.2	6.4	MHz
Output voltage error At 3.3 V output (trim value) Over V_out range	Boost mode; over process, battery voltage, and temperature (PVT)	_ _	_ _	±1 ±2	% %
Efficiency I_load = 1 to 10 mA I_load = 10 to 250 mA I_load = 250 to 500 mA I_load = 500 to 1000 mA I_load = 1000 to 2000 mA	Average efficiency over stated range of current; V_in = 2.8 V, V_out = 3.3 V, F_sw = 3.2 MHz See Figure 3-13 for typical efficiency curve	- - - -	85 93 95 94 89	- - - -	% % % %
Enable settling time	From enable to within 5% of final value	_	400	_	μs
Forced bypass to boost settling time	V_in = 2.8 V, V_out = 3.3 V, I_load = 10 mA	_	-	50	μs
Load regulation, boosting	V_in = 2.8 V, V_out = 3.3 V; I_load = 0.01 × I_rated to I_rated	_	-	±0.3	%
Line regulation, boosting	V_in = 2.8 V to 3.3 V; I_load = 600 mA	-0.5	_	1.0	%
Output voltage ripple	Entire load range; V_out = 3.3 V	_	-	80	mVpp

Table 3-10 Boost/bypass SMPS performance specifications (cont.)

Parameter	Comments ^{1, 2}	Min	Тур	Max	Units
Transient under/overshoot					
Load step					
While boosting	800 mA load step in 5 μsec	-100	_	200	mVpp
With bypass/boost transition	800 mA load step in 5 μsec	-100	_	200	mVpp
Line step (V_in dip)					
While boosting	600 mA load; 500 mV dip over 10 μsec	-100	_	200	mVpp
With bypass/boost transition	600 mA load; 500 mV dip over 10 μsec	-100	_	200	mVpp
Combination load & line steps		-150	_	300	mVpp
FET on resistance					
Boost NFET		_	60	110	mΩ
Boost PFET		_	55	90	mΩ
Bypass PFET		_	55	90	mΩ
Bypass resistance	Inductor to output	_	60	85	mΩ
Ground current	No load				
Auto-boost mode, boosting		_	_	600	μΑ
Auto-boost mode, bypassing		_	_	250	μΑ
Forced-bypass mode		_	0.3	5	μA
Off		_	0.3	1	

^{1.} All specifications apply over the device's operating conditions, load current range, and capacitor ESR range unless noted otherwise. Derated capacitor values are: $C_{in} = 1 \mu F$ (4.7 μF nominal), $C_{out} = 15 \mu F$ (2x22 μF nominal) (derated over voltage, temperature, and aging). Using a capacitor with an effective capacitance less than the stated derated capacitor values can result in instability and is not supported.

^{2.} Performance characteristics that may degrade if the rated output current is exceeded are voltage error, efficiency, and output ripple voltage.




Figure 3-13 Boost/bypass efficiency plot, measured on PMI8994 v2.0

3.5.2 HF-SMPS

The PMI8994/PMI8996 includes one HF-SMPS circuit. It supports pulse width modulation (PWM) and pulse frequency modulation (PFM) modes, and the automatic transition between modes, depending upon the load current. Pertinent performance specifications are given in Table 3-11.

Table 3-11 HF-SMPS performance specifications

Parameter	Comments ^{1, 2}	Min	Тур	Max	Units
Operational input voltage	VPH_PWR	2.5	_	4.75	V
Output voltage range 25 mV steps 12.5 mV steps	Programmable range	1.550 0.375	_ 1.025	3.1250 1.5625	V
Rated load current PWM mode PFM mode	I_rated; continuous current delivery	_ 200		1000	mA mA

Table 3-11 HF-SMPS performance specifications (cont.)

Parameter	Comments 1, 2	Min	Тур	Max	Units
Short circuit/peak current limit (through inductor)	VREG pad shorted; I_limit set via SPMI	0.7 × I_limit	I_limit	1.3 × I_limit	mA
Voltage error	PFM and PWM modes				
	VOUT > 1.0 V, I_rated/2	-1	_	1	%
	VOUT < 1.0 V, I_rated/2	-10	_	1.3 × I_limit 1 10 2 20 4 40 ±100 20 3 30 6 60 10 40 70 40 20 50 70	mV
Overall output error	Voltage error, load and line regulation, plus temperature and process variations				
PWM mode	V_out > 1.0 V, I_rated /2	-2	_	2	%
	V_out < 1.0 V, I_rated /2	-20	_	20	mV
PFM mode	V_out > 1.0 V, I_rated /2	-2	_	4	%
	V_out < 1.0 V, I_rated /2	-20	_	40	mV
Temperature coefficient		-	_	±100	ppm/C
Efficiency ³	VDD_Sx = 3.6 V				
PWM mode	V_out = 1.8 V, I_load = 300 mA	_	90	_	%
	V_out = 1.8 V, I_load = 10 to 600 mA	_	85	_	%
	V_out = 1.8 V, I_load = 800 mA	_	80	_	%
PFM mode	V_out = 1.2 V, I_load = 5 mA	-	80	_	%
Enable settling time	From enable to within 1% of final value		5	20	ms
Enable overshoot					
Slow start	V_out > 1.0 V, no load	_	_	3	%
	V_out < 1.0 V, no load	_	_	30	mV
Fast start	V_out > 1.0 V, no load	_	_	6	%
	V_out < 1.0 V, no load	-	_	60	mV
Voltage step settling time per LSB	To within 1% of final value	-	-	10	μs
Response to load transitions ⁴	PWM mode and auto mode, ~300 ns				
Dip due to low-to-high load	transient step	_	_	40	mV
Spike due to high-to-low load		-	_	70	mV
Response to PFM/PWM and PWM/PFM transitions ⁴		-40	_	40	mV
Load transient + ripple measured relative to the PWM mode	For 1 A load step, 47 µF load capacitor	-40	_	70	mV
Output ripple voltage	Tested at the switching frequency				
PWM pulse-skipping mode	40 mA load; 20 MHz BW	_	20	40	mVpp
PWM non-pulse-skipping mode	I_rated; 20 MHz BW	_	10	20	mVpp
PFM mode	50 or 100 mA load; 20 MHz BW	_	_	50	mVpp
HC-PFM mode	50 or 100 mA load; 20 MHz BW	_	_	70	mVpp
Load regulation	V_in ≥ V_out + 1 V; I_load = 0.01 × I_rated to I_rated	_	_	0.25	%
Line regulation	V_in = 3.2 V to 4.2 V; I_load = 100 mA	_	_	0.25	%/V

Table 3-11 HF-SMPS performance specifications (cont.)

Parameter	Comments 1, 2	Min	Тур	Max	Units
Power-supply ripple rejection	PSRR				
50 Hz to 1 kHz		40	_	_	dB
1 kHz to 100 kHz		20	_	_	dB
100 kHz to 1 MHz		30	_	_	dB
Output noise					
F < 5 kHz		_	-95	_	dBm/Hz
F = 5 kHz to 10 kHz		_	-100	_	dBm/Hz
F = 10 kHz to 500 kHz		_	-100	_	dBm/Hz
F = 500 kHz to 1 MHz		_	-110	_	dBm/Hz
F > 2 MHz		_	-110	_	dBm/Hz
Ground current	No load				
PWM mode		_	550	750	μΑ
PFM mode, auto		_	50	70	μΑ
PFM mode, manual		_	20	30	μΑ

^{1.} All specifications apply over the device's operating conditions, load current range, and capacitor ESR range unless noted otherwise.

^{2.} Performance characteristics that may degrade if the rated output current is exceeded are voltage error, efficiency, and output ripple voltage.

^{3.} Figure 3-14 shows efficiency of S1 in auto mode.

^{4. 400} mA load change within the range from I_rated/20 to I_rated. Note that larger load capacitors result in lower voltage dips.




Figure 3-14 S1 efficiency plot, measured on PMI8994 v2.0

3.5.3 FT-SMPS

The PMI8994/PMI8996 includes two FT-SMPS circuits; in the APQ8094/APQ8096SGE chipset, they are combined for dual-phase support of the GFX domain. Supported modes include PWM, PFM, and autonomous mode control (AMC) in which the buck hardware manages PWM/PFM transitions based on load current. Additionally, multi-phase domains support autonomous phase control (APC) in which the phase count is autonomously managed by hardware to select the appropriate number of phases for optimal efficiency.

Pertinent target performance specifications are given in Table 3-12.

Table 3-12 FT-SMPS performance specifications

Parameter	Comments 1, 2, 3	Min	Тур	Max	Unit
General characteristics		÷		•	
Output voltage range	LV range	0.350	_	1.35	V
	MV range	0.700	_	2.200	V
CMC NPM or AMC NPM, any n	umber of phases ⁴		I.	1	I
Rated load current	I_rated per phase	4.0	_	_	Α

Table 3-12 FT-SMPS performance specifications (cont.)

Parameter	Comments 1, 2, 3	Min	Тур	Max	Unit
DC output voltage accuracy	Including MBG, make tolerance, line and load regulation, and temperature (-30°C to 125°C)				
	VREG ≥ 0.8	-2	_	+2	%
	VREG < 0.8	-16	_	+16	mV
Ripple voltage	Measured across Cout where sense lines are tapped				
	Single-phase	_	7	15	mVpp
	Multi-phase	_	7	15	mVpp
Line transient response	GSM burst induced line transient represented by: Rbat = 350 m Ω ; Istep = 2 A with 10 μ s slew; VPH_PWR capacitance = 100 μ F	-	_	20	mVpp
CMC NPM or AMC NPM, multi-pa	hase				
Phase current mismatch	Relative to ideal balanced current.	-25	-	+25	%
Ground current					1
Ground current (CMC NPM)	No load, single-phase	-	0.55	0.80	mA
Ground current per phase (CMC NPM or AMC NPM)	No load, multi-phase	-	1.9	2.3	mA
Ground current (CMC LPM)	No load, single- or multi-phase	-	55	90	μA
Ground current per phase (AMC LPM)	No load, single- or multi-phase	-	80	110	μΑ
CMC NPM or AMC load transien	t, any number of phases				
Response to load transient (undershoot/overshoot)	1.5 A load step per phase for S2A/S12A, and 2 A load step per phase for all other domains; transient step ~100 ns, 1 V output	-50	_	+80	mV
CMC LPM or AMC LPM, CPC or	APC, any number of phases		ı		11
DC output voltage accuracy	Including MBG, make tolerance, line and load regulation, and temperature (-30°C to 125°C)				
	VSET ≥ 0.8V	-2	_	+4	%
	VSET < 0.8V	-16	_	+32	mV
Ripple voltage	Measured across Cout where sense lines are tapped				
	Single-phase	_	25	40	mVpp
	Multi-phase	-	20	35	mVpp
CMC LPM, any number of phase	es		+		•
Rated load current	CL_PFM = 1.404A	-	8.0	-	Α
Transition specifications			.u		<u>I</u>
Phase adding warm-up time	NPM CPC change in phase count	_	25	_	μs
			1		L

Table 3-12 FT-SMPS performance specifications (cont.)

Parameter	Comments 1, 2, 3	Min	Тур	Max	Unit
Phase current settling time	Time to achieve phase current match Steady state loading; all active phases in CCM; change in phase count	_	_	200	μs
Other general characteristics					11
Efficiency	See Figure 3-15 for typical efficiency plot	_	_	-	%
Enable settling time	Vout slewing to within 1% of final value	-	100		μs
Voltage stepper undershoot/overshoot	1 LSB step slewing	-5	_	+5	mV
Peak output impedance	1 kHz to 1 MHz	_	_	40	mΩ
Discharge impedance		_	32	_	Ω

- 1. General specifications for the FTS 2.5 apply overall operating conditions of supply, temperature, process, and component variances except where noted.
- 2. Default components are assumed (470 nH, 2x 22 μF per phase) along with deployed configurations for the APQ8094/APQ8096SGE lineup.
- 3. Where parametric performance is influenced by external components, baseline components are assumed. Values listed are the component specified values, not the derated values. Derating must be taken into account to ensure robustness. Initial assumption is 50% derating on capacitors pending further assessment of specific component selections (rough allowance for temperature, tolerance, and voltage derating).
- 4. Acronyms are: low-power mode (LPM), normal power mode (NPM), autonomous mode control (AMC), commended (forced) mode control (CMC), autonomous phase control (APC), and commended (forced) phase control (CPC).




Figure 3-15 S2/S3 dual-phase efficiency plot, measured on PMI8994 v2.0

3.5.4 +5 V SmartBoost SMPS

The boost switched-mode power supply (SMPS) is rated for 1300 mA output current, and is intended for generating +5 V to power circuits such as USB-OTG, HDMI/MHL/SlimPort, speaker drivers, LED indicators, and lighting. Pertinent performance specifications are listed in Table 3-13.

Table 3-13 Boost regulator performance specifications

Parameter	Comments 1, 2	Min	Тур	Max	Units
Operational input voltage	VPH_PWR	2.5	-	4.75	V
Output voltage ranges					
Programmable range	50 mV steps	4.0	5.0	5.5	V
Specified performance range		4.5	5.0	5.2	V
Rated current (I_rated)					
V_in = 4.2 V to 4.5 V		_	_	1300	mA
V_in = 3.6 V to 4.2 V		_	_	1200	mA
V_in = 3.0 V to 3.6 V		_	_	900	mA
V_in = 2.5 V to 3.0 V		-	_	600	mA
Inductor current	Programmable	1.6	4.0	4.0	Α
Switching frequency	Programmable; range & default values	1.6	1.6	9.6	MHz

Table 3-13 Boost regulator performance specifications (cont.)

Parameter	Comments 1, 2	Min	Тур	Max	Units
Output voltage error	I_out = 600 mA	-1.5	_	+1.5	%
Efficiency					
I _{load} = 600 mA		_	88	-	%
Boost output settling time	From BST_REQ to within 90% of final value; VPH_PWR = 3 V, V_out = 5 V, I_out = 0.9 A			200	μs
Load regulation	I_load = 100 to 1300 mA	-	0.1	0.5	%
Line regulation	VPH_PWR = 3.0 to 4.5 V, V_out = 5 V, I_load = 600 mA	_	0.2	0.7	%
Output ripple ³	1300 mA load				
PWM mode		_	_	80	mVpp
Pulse-skipping mode		_	_	160	mVpp
Transient response 4					
Voltage dip due to load transient	600 mA to 1200 mA in 30 μsec	_	_	140	mV
Voltage spike due to load transient	1200 mA to 600 mA in 30 μsec	_	_	120	mV
Forced boost threshold	SmartBoost function enabled; BST_REQ = 0,				
Vdip	I_load = 600 mA	3.0	3.1	3.2	V
Hysteresis		50	100	150	mV
Asynchronous threshold	SmartBoost function enabled; BST_REQ = 0,				
Vasync	I_load = 600 mA	4.45	4.55	4.65	V
Hysteresis		30	60	90	mV
Ground current	VDD = +3.6 V, Vout = 5.1 V, F_sw = 1.6 MHz				
Active, no load		_	_	1200	μΑ
Leakage into switch node		_	0.3	5	μΑ

^{1.} All specifications apply at VPH_PWR = 3.6 V, T = -30°C to +85°C, VREG_5V = 5.0 V, L = 2.2 μ H, and C = 10 μ F (capacitance value derated from 22 μ F nominal) unless noted otherwise

- 2. Performance characteristics that may degrade if the rated output current is exceeded:
 - Voltage error
 - Output ripple
 - Efficiency
- 3. Ripple voltage is measured within a 20 MHz bandwidth, and does not include glitches.
- 4. The stated transient response performance is achieved regardless of the transitory mode turning the regulator on and off, changing load conditions, changing input voltage, or reprogramming the output voltage setting.

3.5.5 Reference circuit

All PMIC regulator circuits, and some other internal circuits, are driven by a common, on-chip voltage reference circuit. An on-chip series resistor supplements an off-chip $0.1~\mu F$ bypass capacitor at the REF_BYP pad to create a low-pass function that filters the reference voltage distributed throughout the device.

NOTE: Do not load the REF_BYP pad. Use an MPP configured as an analog output if the reference voltage is needed off-chip.

Applicable voltage reference performance specifications are given in Table 3-14.

Table 3-14 Voltage reference performance specifications

Parameter	Comments	Min	Тур	Max	Units
Nominal internal VREF	At REF_BYP pad	-	1.250	_	V
Output voltage deviations					
Normal operation	Over temperature only, -20 to +120°C	_	_	±0.32	%
Normal operation	All operating conditions	_	_	±0.50	%
Sleep mode	All operating conditions	_	_	±1.00	%

3.5.6 Internal voltage-regulator connections

Some regulator supply voltages and/or outputs are connected internally to power other PMIC circuits. These circuits will not operate properly unless their source voltage regulators are enabled and set to their proper voltages. These requirements are summarized in Table 3-15.

Table 3-15 Internal voltage regulator connections

Voltage supply or regulator output	Default	Supported circuits
VDD_APQ_IO	1.8 V	GPIOs and MPPs; SPMI
VPH_PWR	3.6 V	GPIOs and MPPs
VREG_ADC_LDO	1.8 V	AMUX/HKADC (dedicated; do not alter)

3.6 General housekeeping

General housekeeping performance specifications are split into four functional categories as defined within its block diagram (Figure 3-16).




Figure 3-16 General housekeeping functional block diagram

3.6.1 Analog multiplexer and scaling circuits

Analog switches, multiplexers, and voltage-scaling circuits select and condition a single analog signal for routing to the on-chip HKADC. Available multiplexer and scaling functions are summarized in Table 3-16.

Table 3-16 Analog multiplexer and scaling functions

Ch#	Description	Typical input range (V) ¹	Scaling	Typical output range (V)
0	USB_IN	3 to 10	1/20	0.15 to 0.50
1	DC_IN	3 to 10	1/20	0.15 to 0.50
9	0.625 V reference voltage	0.625	1	0.625
10	1.25 V reference voltage	1.25	1	1.25
12	0.625 V reference voltage buffer	0.625	1	0.625
13	Die-temperature monitor	0.4 to 0.9	1	0.4 to 0.9
14	GND_REF	Direct connection to ADC for o	calibration	
15	VDD_ADC	Direct connection to ADC for o	calibration	
16	MPP_1	0.05 to 1.5	1	0.05 to 1.5
32	MPP_1	0.3 to VPH_PWR	1/3	0.1 to 1.70
63	Module power off ²	-	-	-
67	USB_DP	0.3 to VPH_PWR	1/3	0.1 to 1.70
68	USB_DM	0.3 to VPH_PWR	1/3	0.1 to 1.70

^{1.} Input voltage must not exceed the ADC reference voltage generated by VREG ADC LDO (1.8 V).

NOTE: Gain and offset errors are different through each analog multiplexer channel. Each path should be calibrated individually over its valid gain and offset settings for best accuracy.

Performance specifications pertaining to the analog multiplexer and its associated circuits are listed in Table 3-17.

Table 3-17 Analog multiplexer performance specifications

Parameter	Comments ¹	Min	Тур	Max	Units
Operational input voltage (Vadc)	Connected internally to VREG_ADC	_	1.8	_	V
Output voltage range					
Full specification compliance		0.10	_	Vadc - 0.10	V
Degraded accuracy at edges		0.05	_	Vadc - 0.05	V
Input referred offset errors					
Channels with x1 scaling		_	_	±2.0	mV
Channels with 1/3 scaling		_	_	±1.5	mV
Channels with 1/20 scaling		_	_	±2.0	mV

^{2.} Channel 32 should be selected when the analog multiplexer is not being used; this prevents the scalers from loading the inputs.

Table 3-17 Analog multiplexer performance specifications (cont.)

Parameter	Comments ¹	Min	Тур	Max	Units
Gain errors, including scaling	Excludes VREG_ADC output error				
Channels with x1 scaling		_	_	±0.20	%
Channels with 1/3 scaling		_	_	±0.15	%
Channels with 1/20 scaling		_	_	±0.28	%
Integrated nonlinearity (INL)	Input referred to account for scaling	-3	-	+3	mV
Input resistance	Input referred to account for scaling				
Channels with x1 scaling		10	_	_	$M\Omega$
Channels with 1/3 scaling		1	_	_	$M\Omega$
Channels with 1/20 scaling		0.77	_	_	MΩ
Channel-to-channel isolation	1 V AC input at 1 kHz	50	_	_	dB
Output settling time ²	C _{load} = 28 pF	_	_	25	μs
Output noise level	f = 1 kHz	_	_	2	μV/Hz ^{1/2}

- 1. Multiplexer offset error, gain error, and INL are measured as shown in Figure 3-17. Supporting comments:
 - The non-linearity curve is exaggerated for illustrative purposes.
 - Input and output voltages must stay within the ranges stated in Table 3-16; voltages beyond these ranges result in nonlinearity, and are beyond specification.
 - Offset is determined by measuring the slope of the endpoint line (m) and calculating its Y-intercept value (b): Offset = $b = y_1 m \cdot x_1$
 - Gain error is calculated from the ideal response and the endpoint line as the ratio of their two slopes (in percentage):
 - Gain_error = [(slope of endpoint line)/(slope of ideal response) 1]·100%
 - INL is the worst-case deviation from the endpoint line. The endpoint line removes the gain and offset errors to isolate nonlinearity:
 - $$\begin{split} &\text{INL}(\text{min}) = \text{min}[\text{V}_{\text{out}}(\text{actual at V}_{\text{x}} \text{ input}) \text{V}_{\text{out}}(\text{endpoint line at V}_{\text{x}} \text{ input})] \\ &\text{INL}(\text{max}) = \text{max}[\text{V}_{\text{out}}(\text{actual at V}_{\text{x}} \text{ input}) \text{V}_{\text{out}}(\text{endpoint line at V}_{\text{x}} \text{ input})] \end{split}$$
- 2. The AMUX output and a typical load are modeled in Figure 3-18. After S1 closes, the voltage across C2 settles within the specified settling time.




Figure 3-17 Multiplexer offset and gain errors




Figure 3-18 Analog multiplexer load condition for settling time specification

Table 3-18 AMUX input to ADC output end-to-end accuracy

		Typica ran			Typ	ical range	AMUX input to	ADC output end	-to-end accuracy	, RSS ^{1, 2} (%)	AMUX input to	ADC output end	l-to-end accuracy	, WCS ^{1, 3} (%)	
AMUX	Function			Auto.			Without	alibration	libration Internal calibration		Without calibration I		Internal c	Internal calibration	
Ch#	Function	Min (V)	Max (V)	scaling	Min (V)	Max (V)	Accuracy corresponding to min input voltage	Accuracy corresponding to max input voltage	Accuracy corresponding to min input voltage	Accuracy corresponding to max input voltage	Accuracy corresponding to min input voltage	Accuracy corresponding to max input voltage	Accuracy corresponding to min input voltage	Accuracy corresponding to max input voltage	calibration for the channel ⁴
0	USB_IN	3	10	1/20	0.15	0.50	12.33	3.95	2.47	0.85	17.91	6.97	4.42	1.77	Absolute – part of calibration
1	DC_IN	3	10	1/20	0.15	0.50	12.33	3.95	2.47	0.85	17.91	6.97	4.42	1.77	Absolute – part of calibration
9	0.625 V reference voltage	0.625	0.625	1	0.625	0.625	3.27	3.27	0.71	0.71	5.95	5.95	1.47	1.47	Absolute – part of calibration
10	1.25 V reference voltage	1.25	1.25	1	1.25	1.25	2.05	2.05	0.5	0.5	4.08	4.08	1.01	1.01	Absolute – part of calibration
12	0.625 V reference voltage	0.625	0.625	1	0.625	0.625	3.27	3.27	0.71	0.71	5.95	5.95	1.47	1.47	Absolute – part of calibration
13	Die-temperature monitor	0.4	0.9	1	0.4	0.9	4.81	2.49	1	0.57	8.06	4.8	1.98	1.19	Absolute
14–15	GND_REF, VDD_ADC	Direct	connecti	ons to ADC	for calib	oration	-	-	_	_	-	-	-	_	-
16	MPP_1	0.1	1.7	1	0.1	1.7	18.42	1.79	3.66	0.46	25.64	3.58	6.22	0.9	Absolute or ratiometric depending on application
32	MPP_1	0.3	5.1	1/3	0.1	1.7	18.42	1.79	3.66	0.46	25.64	3.58	6.22	0.9	Absolute or ratiometric, depending on application
63	Module power- off	-	_	_	-	_	-	-	_	_	_	-	-	_	-
67	USB_DP	0.3	5.1	1/3	0.1	1.7	18.42	1.79	3.66	0.46	25.64	3.58	6.22	0.9	Absolute or ratiometric, depending on application
68	USB_DM	0.3	5.1	1/3	0.1	1.7	18.42	1.79	3.66	0.46	25.64	3.58	6.22	0.9	Absolute or ratiometric, depending on application

^{1.} The minimum and maximum accuracy values correspond to the minimum and maximum input voltage to the AMUX channel.

Accuracy based on root sum square (RSS) of the individual errors.
 Accuracy is based on worst-case straight sum (WCS) of all errors.
 Absolute uses 0.625 V and 1.25 V MBG voltage reference as calibration points. Ratiometric uses the GNDC and VREG_ADC_LDO as the calibration points.

3.6.2 HKADC circuit

Any of the four multipurpose pads can be used as an ADC input. Their input voltages must not exceed the ADC's reference voltage (1.8 V, generated by the on-chip ADC LDO). HKADC performance specifications are listed in Table 3-19.

Table 3-19 HK/XO ADC performance specifications

Parameter	Comments	Min	Тур	Max	Units
Operational input voltage	Connected to internal LDO	-	1.8	_	V
Resolution		_	-	15	bits
Analog-input bandwidth		-	100	-	kHz
Sample rate	CLK_IN/8	_	2.4	_	MHz
Offset error	Relative to full-scale	_	_	±1	%
Gain error	Relative to full-scale	-	-	±1	%
INL	15-bit output	-	-	±8	LSB
DNL	15-bit output	_	_	±4	LSB

3.6.3 Clock input

The PMI8994/PMI8996 requires a reference clock that is generated by the PM8994/PM8996 and applied to the PMI's CLK_IN pad; this pad's input characteristics are listed in Table 3-20.

Table 3-20 XO input performance specifications

Parameter	Comments	Min	Тур	Max	Unit
Input frequency range	19.2 MHz signal is required	_	19.2	_	MHz
Input impedance	At 19.2 MHz				
Resistance		1	_	_	kΩ
Capacitance		_	_	2.0	pF
Input amplitude		1.0	1.8	2.0	V_{pp}

3.6.4 Over-temperature protection (smart thermal control)

The PMIC includes over-temperature protection in stages, depending on the level of urgency as the die temperature rises:

- Stage 0 normal operating conditions.
- Stage $1 90^{\circ}$ C to 100° C (configurable threshold); an interrupt is sent to the MDM without shutting down any PMIC circuits.

Temperature hysteresis is incorporated, such that the die temperature must cool significantly before the device can be powered on again. If any start signals are present while at Stage 3, they are ignored until Stage 0 is reached. When the device cools enough to reach Stage 0 and a start signal is present, the PMIC will power up immediately.

3.7 User interfaces

User interfaces performance specifications are split into six functional categories as defined within its block diagram (Figure 3-19).




Figure 3-19 User interface functional block diagram

3.7.1 Haptics

Haptics uses vibration to communicate an event or action through human touch. In a mobile phone, haptics is used to simulate the feeling of a real mechanical key by providing tactile feedback to the user as confirmation of touchscreen contact, or dynamic feedback to enhance the user's gaming experience. Pertinent performance specifications are listed in Table 3-21.

Table 3-21 Haptics performance specifications

Parameter	Comments ¹	Min	Тур	Max	Units
Operational input voltage	Connected at VDD_HAP (VH below)	2.50	3.6	4.75	V
Output voltage ²					
Peak, no load	At HAP_OUT_P and HAP_OUT_N	_	_	VH	V
Average (V_HA)	Differential, over one PWM cycle	0	_	3.6	V
Maximum drive ³	Differential, over one PWM cycle	1.2	_	3.6	V
Accuracy	Duty cycle ≤ 95%	_	50	_	mV
Output current limit	Cycle-to-cycle limit				
R_ERM or R_load = 20 Ω		300	400	500	mA
R_ERM or R_load = 10 Ω		600	800	1000	mA
On resistance					
R_ON_P	High side switch	0.25	0.50	1.25	Ω
R_ON_N	Low side switch	0.25	0.50	1.25	Ω
Internal PWM frequency					
Programmable options	253 kHz, 505 kHz, 739 kHz, 1076 kHz	253	503	1076	kHz
Accuracy		_	_	±16	%
LRA resonance					
Programmable period	5 μs (±16% due to internal oscillator) steps	3.33	_	20	ms
Accuracy	Auto resonance detection	_	5	10	μs
LRA self-resonance capture		_	±20	_	Hz
HAP_PWM_IN voltage		0	_	1.8	V
Start-up time	Enable to full output drive voltage	-	-	100	μs
Ground current					
Active		_	3.0	_	mA
Shutdown		_	1.0	_	μA

^{1.} All specifications apply at VDD_HAP = 3.6 V, T = -30°C to +85°C, and F_pwm = 500 kHz unless noted otherwise.

^{2.} Output voltage is programmable in steps of 116 mV. 'VH' = VDD_HAP (3.6 V typical).

^{3.} $VDD_HAP > V_HA + I_out \times (R_ON_P + R_ON_N)$.

3.7.2 Display ± bias

The PMIC generates the plus and minus bias voltages for LCD and AMOLED displays; pertinent performance specifications are listed in Table 3-22 and Table 3-23, respectively.

Table 3-22 Display plus bias performance specifications


Parameter	Comments	Min	Тур	Max	Units					
Specifications for LCD applications	Specifications for LCD applications ¹									
Operational input voltage	Connected at VDD_DIS_P	2.50	_	4.75	V					
Output voltage (VDIS_P_OUT) Range, no load to 150 mA Resolution	Programmable	5.0	5.5 100	6.1	V mV					
Total output voltage variation	V out = 5.0 to 6.0 V, I load = 50 mA	_	_	±75	mV					
Output current	<u> </u>	_	_	150	mA					
Load regulation	I_load = 10 to 150 mA; V_out = 5.5 V	_	1	5	mV					
Line regulation	VDD = 2.5 to 4.75 V at I_load = 50 mA	_	1	5	mV					
Load transient	I_out = 3 to/from 30 mA in 150 μs	_	±20	_	mV					
Line transient	VDD = 3.6 to/from 3.1 V in 10 μs; I_out = 50 mA	_	±20	_	mV					
Output ripple Disabled pulse skipping Enabled pulse skipping	V_out = 5.5 V; F_sw = 1.6 MHz I_out = 50 mA I_out = 5 mA	_ _	10 15	_ _	mV mV					
Efficiency	I_out = 30 mA	_	92	_	%					
Switching frequency	Programmable	_	1.6	3.2	MHz					
Discharge resistance Fast discharge Slow discharge			70 140		Ω					
NFET minimum on-time		_	40	_	ns					
Soft start time (no load)	Programmable range and nominal, 200 μs step; VDD = 3.6 V, V_out = 0 to 6.1 V	200	400	800	μs					
Output slew time, 100 mV step	V_out_new = 0.9 × V_out_old	_	50	_	μs					
Short circuit protection Threshold Debounce	VDD - V_out Programmable (2 µs default)	_ 2	0.6	- 32	V µs					
Ground current Active, no load	VDD = 2.5 to 4.75 V, Vout = 5.5 V, pulse skipping active	_	500	1000	μA					
Shutdown		_	_	1.0	μΑ					

Table 3-22 Display plus bias performance specifications (cont.)

Parameter	Comments	Min	Тур	Max	Units
Specifications for AMOLED app	olications ²				
Operational input voltage	Connected at VDD_DIS_P	2.50	_	4.75	V
Output voltage (VDIS_P_OUT)	Programmable				
Range, no load to 350 mA	VDD = 2.5 to 4.75 V	4.6	_	5.0	V
Resolution		_	100	_	mV
Total output voltage variation	VDD = 2.5 to 4.75 V, V_out = 4.6 V, I_load = 150 mA	_	_	±34	mV
Output current		-	-	350	mA
Load regulation	I_load = 10 to 350 mA	-	1	5	mV
Line regulation	VDD = 2.5 to 4.75 V at I_load = 150 mA	-	1	5	mV
Load transient	I_out = 30 to/from 300 mA in 150 μs	-	±20	-	mV
Line transient	VDD = 3.6 to/from 3.1 V in 10 μs; I_out = 150 mA	_	±30	-	mV
Output ripple	V_out = 4.6 V; F_sw = 1.6 MHz				
Disabled pulse skipping	I_out = 150 mA	_	10	_	mV
Enabled pulse skipping	I_out = 5 mA	_	15	_	mV
Efficiency	I_out = 150 mA	_	94	_	%
Switching frequency	Programmable	_	1.6	3.2	MHz
Discharge resistance					
Fast discharge		_	70	_	Ω
Slow discharge		_	140	_	Ω
NFET minimum on-time		_	40	_	ns
Soft start time (no load)	Programmable range and nominal, 200 µs step; VDD = 3.6 V, V_out = 0 to 6.1 V	200	400	800	μs
Output slew time, 100 mV step	V_out_new = 0.9 × V_out_old	_	50	_	μs
Short circuit protection					
Threshold	VDD - V out	_	0.6	_	V
Debounce	Programmable (2 µs default)	2	_	32	μs
Ground current					
Active, no load	VDD = 2.5 to 4.75 V, Vout = 4.6 V, pulse skipping active	_	500	1000	μA
Shutdown		_	_	1.0	μA

^{1.} All specifications apply at VDD_DIS_x = 3.6 V, F_sw = 1.6 MHz, T = -30 $^{\circ}$ C to +85 $^{\circ}$ C, VDIS_P_OUT = 5.5 V, L = 4.7 μ H, and C = 10 μ F (capacitance value derated from 22 μ F nominal) unless noted otherwise.

^{2.} All specifications apply at VDD_DIS_x = 3.6 V, F_sw = 1.6 MHz, T = -30 $^{\circ}$ C to +85 $^{\circ}$ C, VDIS_P_OUT = 4.6 V, L = 4.7 μ H, and C = 10 μ F (capacitance value derated from 22 μ F nominal) unless noted otherwise.







Figure 3-20 Display plus bias efficiency plot for LCD mode measured on PMI8994 v2.0






Figure 3-21 Display plus bias efficiency plot for AMOLED mode measured on PMI8994 v2.0

Table 3-23 Display minus bias performance specifications

Parameter	Comments	Min	Тур	Max	Units
Specifications for LCD applicat	ions ¹			!	
Operational input voltage	Connected at VDD_DIS_N	2.50	3.6	4.75	V
Output voltage (VDIS_N_OUT)	Programmable				
Range, no load to 100 mA		-1.4	_	-6.0	V
Resolution		_	100	_	mV
Total output voltage variation	V_out = -5.0 to -6.0 V, I_load = 50 mA	_	_	±60	mV
Output current		_	_	150	mA
Load regulation	I_load = 10 to 150 mA	_	_	10	mV
Line regulation	VDD = 2.5 to 4.75 V at I_load = 50 mA	_	_	10	mV
Load transient	I_out = 3 to/from 30 mA in 150 μs	-	±20	-	mV
Line transient	VDD = 3.6 to/from 3.1 V in 20 μs; I_out = 50 mA	-	±20	-	mV
Output ripple	V_out = -5.5 V; F_sw = 1.6 MHz				
Disabled pulse skipping	I_out = 50 mA	_	10	_	mV
Enabled pulse skipping	I_out = 5 mA	_	30	_	mV
Efficiency	I_out = 50 mA	_	84	_	%
Switching frequency	Programmable	_	1.48	3.2	MHz
Discharge resistance					
Fast discharge		_	50	_	Ω
Slow discharge		_	100	_	Ω
Power-up/power-down delay ²	Programmable range, 8 ms default	1	_	8	ms
Soft start time (no load)	0–90% of VREG_DISN, C_ext = 47 nF	_	1.0	_	ms
Short circuit protection					
Threshold	V_out - VDD	_	0.6	_	V
Debounce	Programmable (4 μs default)	2	4	32	μs
Ground current Active, no load	VDD = 2.5 to 4.75 V V, Vout = -5.5 V, pulse	_	600	1200	μA
Shutdown	skipping active			1.0	μA
		_	_	1.0	μΑ
Specifications for AMOLED app		T	T	1	T
Operational input voltage	Connected at VDD_DIS_N	2.50	3.6	4.75	V
Output voltage (VDIS_N_OUT)	Programmable				
Range	VDD = 2.5 to 4.75 V	-1.4	_	-5.4	V
Resolution		-	100	_	mV
Total output voltage variation	VDD = 2.5 to 4.75 V, V_out = -1.4 to -4.4 V, I_load = 150 mA	_	_	±60	mV

Table 3-23 Display minus bias performance specifications (cont.)

Parameter	Comments	Min	Тур	Max	Units
Output current	V_out = -4.0 V				
VPH_PWR = 2.85 to 4.75 V		_	_	350	mA
VPH_PWR = 2.65 to 4.75 V		_	_	300	mA
VPH_PWR = 2.50 to 4.75 V		_	_	250	mA
Load regulation	I_load = 10 to 350 mA	-	-	10	mV
Line regulation	VDD = 2.5 to 4.75 V at I_load = 150 mA	-	-	10	mV
Load transient	Transition in 150 μs				
I_out = 10 to/from 100 mA		_	±25	_	mV
I_out = 30 to/from 300 mA		_	±40	_	mV
Line transient	VDD = 3.6 to/from 3.1 V in 20 μs; I_out = 150 mA	_	±20	_	mV
Output ripple					
Disabled pulse skipping	I_out = 50 mA	_	10	_	mV
Enabled pulse skipping	I_out = 5 mA	_	30	_	mV
Efficiency	I_out = 50 mA	_	84	-	%
Switching frequency	Programmable	_	1.48	3.2	MHz
Discharge resistance					
Fast discharge		_	50	_	Ω
Slow discharge		_	100	_	Ω
Power-up/power-down delay	Programmable range, 8 ms default	1	_	8	ms
Soft start time (no load)	0-90% of VREG_DISN, C_ext = 1.5 nF	_	1.0	_	ms
Short circuit protection					
Threshold	GND - V_out	_	0.6	_	V
Debounce	Programmable (4 µs default)	2	4	32	μs
Output slew time, 100 mV step	V_out_new = 0.9 × V_out_old; C_ref = 1.5 nF; t_slew = 3 × (300 kΩ × C_ref)	_	1.35	_	ms
Ground current					
Active, no load	VDD = 2.5 to 4.75 V, Vout = -4.4 V, pulse skipping active	_	600	1200	μA
Shutdown		_	_	1.0	μΑ

^{1.} All specifications apply at VDD_DIS_x = 3.6 V, T = -30°C to +85°C, VDIS_N_OUT = -5.5 V, L = 4.7 μ H, C = 10 μ F (capacitance value derated from 22 μ F nominal), and F_sw = 1.48 MHz unless noted otherwise.

^{2.} Power-up delay is defined as the time from when VREG_DISP has reached steady state (~90% of final value) to when VREG_DISN is enabled during power-up. Power-down delay is defined as the time from when VREG_DISN has discharged (to < ~| 500 mV |) to when VREG_DISP is disabled during power-down.

^{3.} All specifications apply at VDD_DIS_x = 3.6 V, T = -30°C to +85°C, VDIS_N_OUT = -2.4 V, L = 4.7 μ H, C = 10 μ F (capacitance value derated from 22 μ F nominal), and F sw = 1.48 MHz unless noted otherwise.




Figure 3-22 Display minus bias efficiency plot for LCD mode measured on PMI8994 v2.0




Figure 3-23 Display minus bias efficiency plot for AMOLED mode (-1.4 V) measured on PMI8994 v2.0




Figure 3-24 Display minus bias efficiency plot for AMOLED mode (-2.4 V) measured on PMI8994 v2.0




Figure 3-25 Display minus bias efficiency plot for AMOLED mode (-4.0 V) measured on PMI8994 v2.0




Figure 3-26 Display minus bias efficiency plot for AMOLED mode (-4.0 V) measured on PMI8994 v2.0

3.7.3 Flash drivers (including torch mode)

This high current (2.0 A) driver supports different input sources for flash and torch modes, works in various concurrency scenarios, and allows different LED configurations. Pertinent performance specifications are listed in Table 3-24.

Table 3-24 Flash and torch LED driver performance specifications

Parameter	Comments ¹	Min	Тур	Max	Units
Driver input voltage					
VDD_FLASH	Expected source is PMI's DC_IN_OUT				
Flash disabled		2.5	_	10	V
Flash enabled		_	_	5.8	V
VDD_TORCH	Expected source is PMI's VREG_BST_BYP	_	3.6	5.5	V
Output current per LED					
Flash		_	_	1000	mA
Torch		_	_	200	mA
Output current steps	Both flash and torch modes	_	12.5	_	mA

Table 3-24 Flash and torch LED driver performance specifications (cont.)

Parameter	Comments ¹	Min	Тур	Max	Units
Absolute current accuracy	VPH_PWR = 3.0 V to 4.75 V				
Each LED ≥ 100 to 1000 mA	VDD_FLASH = V_LED + (0.5 to 1.5 V)	-8.5	_	+8.5	%
Each LED ≥ 12.5 to 200 mA (torch only)	VDD_TORCH = V_LED + (0.5 to 1.5 V)	-7	_	+7	%
LED current matching accuracy ²	VDD_FLASH = V_LED + (0.5 to 1.5 V);				
Each LED = 0.1 - 1.0 A	VDD_TORCH = V_LED + (0.5 to 1.5 V)	_	_	+7	%
Current regulator dropout voltage	VDD – V_LED; range & default		500		mV
Detection thresholds					
Short circuit	Current output enabled	_	1.0	_	V
Open circuit (VDD – V_LED)	Current output enabled	_	100	_	mV
VDD droop	Programmable range and default; 0.1 V step	2.5	3.1	3.2	V
Timers					
Flash max-on safety	Programmable range (10 ms steps)	10	_	1280	ms
Video watchdog	Programmable range (1 sec steps)	2	_	33	sec
Deglitch	For flash strobe, mask 1/2/3, VDD, and fault	0	_	128	μS
Current ramp					
Step, LED current 0 to 1000 mA		_	12.5	_	mA
Step duration		0.2	6.7	27	μs
Current derating					
Threshold (junction temperature)	Programmable range, default	95	105	125	°C
Slope	Programmable range, 2.0 default	1	5	5	%/ °C
Ground current					
Off state		_	0.25	2	μΑ

^{1.} All specifications apply at VPH PWR = 3.6 V, T = -30°C to +85°C unless noted otherwise.

3.7.4 White LEDs

White LEDs (WLED) generate backlighting for the handset's LCD. The PMIC supports WLEDs with a boost converter that generates the high voltage needed for powering a string of WLEDs, plus four output drivers for sinking the current from WLED strings. Brightness can be controlled via SPMI or externally via content adaptive backlight control (CABC). Other useful features include overvoltage protection, overcurrent protection, soft-start, and adaptive output voltage (as the WLED forward-voltage drop changes with temperature, the boost output voltage changes appropriately). Pertinent performance specifications are listed in Table 3-25.

^{2.} I_LED matching accuracy is determined by the following formula: abs(max(I1 - I2)) / (1/2 sum(I1:I2))

Table 3-25 WLED boost converter and driver performance specifications

Parameter	Comments ¹	Min	Тур	Max	Units
Common to boost converter and co	urrent drivers				
Operational input voltage	VPH_PWR	2.5	_	4.75	V
Input voltage for full brightness	V_out = 28 V across panel,				
2 strings (~16 WLEDs)	I_led = 20 mA per string	2.8	_	_	V
4 strings (~28 WLEDs)		3.6	_	_	V
Boost converter					
Output voltage		6.0	_	28.5	V
Overvoltage protection	Programmable, 4 settings				
30.0 V setting		29.3	31	31.7	V
29.5 V setting		28.8	29.5	30.3	V
19.5 V setting		18.7	19.4	20.1	V
18.0 V setting		17.1	17.8	18.5	V
Hysteresis	29.5 V setting	_	1.1	_	V
Overcurrent protection	Programmable, set to 980 mA	830	980	1200	mA
Switching frequency		_	0.8	_	MHz
Efficiency	VDD = 3.6 V, 25°C, F_sw = 0.8 MHz				
Peak	I out = 15 mA/string (x4), 13.5 V out	_	86	_	%
Average	I_out = 5 to 25 mA/string (x4)	_	80	_	%
Light load	I out = 1 to 5 mA/string (x4);	_	75	_	%
	PSM enabled				
Current sinks ²			•		
Full-scale current range	Programmable range, 2.5 mA step	0	-	30	mA
Absolute accuracy, hybrid dimming	Combined CABC duty cycle and internal				
100% setting	dimming control; I_led = 30 mA/string	-2.1	_	+5.2	%
50% setting	full scale; headroom = 0.4 V; VPH PWR = 2.50 to 4.75 V	-3.5	_	+3.0	%
25% setting	VI II_I WIX = 2.30 to 4.73 V	-3.5	_	+2.5	%
10% setting		-6.5	_	+4.5	%
5% setting		-12.0	_	+8.0	%
2% setting		-12.5	_	+8.0	%
1% setting		-15.5	_	+12.0	%
0.4% setting		-18.0	_	+14.5	%
Matching accuracy, hybrid dimming	Any 2 strings; combined CABC duty				
100% setting	cycle and internal dimming control;	_	_	3.0	%
50% setting	I_led = 30 mA/string full scale; headroom = 0.4 V;	_	_	3.2	%
25% setting	VPH_PWR = 2.50 to 4.75 V	_	_	3.6	%
10% setting	_	_	_	6.0	%
5% setting		_	_	10.0	%
2% setting		_	_	10.0	%
1% setting		_	_	12.5	%
0.4% setting		_	_	12.5	%

Table 3-25 WLED boost converter and driver performance specifications (cont.)

Parameter	Comments ¹	Min	Тур	Max	Units
Absolute accuracy, analog dimming	Combined CABC duty cycle and internal				
100% setting	dimming control;	-2.1	_	+5.2	%
50% setting	I_led = 30 mA/string full scale; headroom = 0.4 V;	-3.5	_	+3.0	%
25% setting	VPH PWR = 2.50 to 4.75 V	-3.5	_	+2.5	%
10% setting		-6.5	_	+4.5	%
5% setting		-11.0	_	+13.5	%
2% setting		-30.0	_	+40.0	%
1% setting		-65.0	_	+75.0	%
Matching accuracy, analog dimming	Any 2 strings; CABC duty cycle control				
100% setting	only; I_led = 30 mA/string full scale;	_	_	2.5	%
50% setting	headroom = 0.4 V;	_	_	2.5	%
25% setting	VPH_PWR = 2.50 to 4.75 V	_	_	3.5	%
10% setting		_	_	5.5	%
5% setting		_	_	12.0	%
2% setting		_	_	30.0	%
1% setting		_	_	70.0	%
Absolute accuracy, digital dimming	Combined CABC duty cycle and internal				
100% setting	dimming control; I_led = 30 mA/string	-1.2	_	+4.3	%
50% setting	full scale; headroom = 0.4 V;	-1.2		+4.3	%
25% setting	VPH_PWR = 2.50 to 4.75 V;	-1.2	_	+4.3	%
10% setting	F_PWM = 2.34 kHz	-1.6	_	+4.3	%
5% setting		-1.0 -4.0		+2.0	%
•		- 4 .0 -6.0	_	+0.0	% %
2% setting		-6.0 -6.0	_		% %
1% setting			_	+1.5	
0.4% setting		-10.0	-	+3.0	%
Matching accuracy, digital dimming	Any 2 strings; combined CABC duty				
100% setting	cycle and internal dimming control; I_led = 30 mA/string full scale;	_	_	3.0	%
50% setting	headroom = 0.4 V;	_	_	3.0	%
25% setting	VPH_PWR = 2.50 to 4.75 V;	_	_	3.0	%
10% setting	F_PWM = 2.34 kHz	_	_	3.0	%
5% setting		_	_	3.0	%
2% setting		_	_	3.0	%
1% setting		_	_	3.5	%
0.4% setting		_	_	5.0	%
CABC frequency		20	20	40	kHz
CABC duty cycle	WLED is regulating, no flicker, no visual artifacts, no segment switching, hybrid dimming is enabled	0.4	_	100	%
Ground current	All current sinks are disabled				
Pulse skipping enabled, no load		_	0.5	_	mA
Force PFM, no load		_	0.5	_	mA
Leakage into switch node	VSW_WLED = 30 V, device is disabled	_	0.2	_	μА
O				1	

Table 3-25 WLED boost converter and driver performance specifications (cont.)

Parameter	Comments ¹	Min	Тур	Max	Units
AMOLED MODE				l.	
Operational input voltage	Module operational range	2.5	-	4.75	V
Output voltage	Software programmable range				
For PMI8996 (six options)		5.58	7.56	7.84	V
For PMI8994 (four options)		5.58	7.75	7.84	V
DC accuracy	Vph_pwr = 2.5–4.75 V, lout = 10–60 mA, Vout = 7.56 V for PMI8996, Vout = 7.75 V for PMI8994				
Room temperature	TA = 25°C	-1.2	_	1.2	%
Across temperature	TA = -30°C ~ 85°C	-2.0	_	1.6	%
Output current		-	-	60	mA
Switching frequency	Programmable	_	1.6	_	MHz
Efficiency	Vin = 3.6 V, lout = 20 mA	_	88	_	%
Soft start time		-	700	-	μs
Discharge time		-	1.6	7	ms
Output voltage ripple					
CCM mode	lout = 60 mA	_	20	_	mVpp
Pulse-skipping	lout = 10 mA	_	50	_	mVpp
Line transient	Vph_pwr = 4 V to/from 3.5 V (500 mV drop), Tr = Tf = 20 μ s, lout = 30 mA, simulates GSM burst	_	±200	_	mV
Load transient	Iout = 0 mA to/from 60 mA, slew = 1 mA/μs, Vph_pwr = 3.6 V, ESR = 4 m Ω at 1.6 MHz	-130	_	+100	mV
Ground current					
No load, pulse skip enabled		_	0.5	_	mA

^{1.} All specifications apply at VPH_PWR = 3.6 V, T = -30°C to +85°C, L = 10 μ H, C \geq 0.5 μ F (WLED mode, capacitance value derated from 4.7 μ F nominal), C \geq 4 μ F (AMOLED mode, capacitance value derated from 22 μ F nominal), and F_sw = 800 kHz (WLED) F_sw = 1.6 MHz (AMOLED) unless noted otherwise.

3.7.5 Other current sinks and current drivers

Several types of low-voltage LED current drivers are available:

- Red, green, and blue (RGB) drivers that operate off a dedicated supply voltage.
- MPPs can be configured as current sinks that operate off VPH_PWR.

^{2.} I_LED matching accuracy is determined by the following formula: abs(max(lx - ly)) / (1/n sum(l1:ln)), where (x, y = LED1, 2, 3, 4, n = 1,2,3,4 (number of strings enabled))

Table 3-26 Other current sinks and drivers performance specifications

Parameter	Comments	Min	Тур	Max	Units	
RGB drivers		+	1		!	
Operational input voltage	VDD_RGB	2.5	_	5.5	V	
Current per channel (I_out)		-	_	8	mA	
Absolute current accuracy	Full current range; VDD_RGB – V_LED = 0.3 V	_	-	±7	%	
Dropout voltage	VDD_RGB – V_LED; I_out = 8 mA	_	_	300	mV	
Dimming						
PWM frequency		0.1	_	18.75	kHz	
Resolution		6	_	9	bit	
Blinking						
Period	Programmable in 0.5 s steps	0	_	12	s	
ON time	Programmable in 0.05 s steps	0	_	1	s	
Ground current						
Active		_	0.220	_	μΑ	
Off		_	0.013	_	μΑ	
MPPs configured as current	MPPs configured as current sinks					
See Table 3-30						

3.7.6 Light pulse generators

The LPG function is entirely embedded within the PMIC, so performance specifications are not appropriate. The LPG channel assignments and external availability are repeated below for the reader's convenience.

Table 3-27 LPG channel assignments and external availability

LPG channel	Internal connection	External availability
LPG_OUT_3	WLED	MPP_1, MPP_2, MPP_3, or MPP_4
LPG_OUT_2	RGB red	MPP_1, MPP_2, MPP_3, or MPP_4
LPG_OUT_1	RGB green	MPP_1, MPP_2, MPP_3, or MPP_4
LPG_OUT_0	RGB blue	MPP_1, MPP_2, MPP_3, or MPP_4

3.8 IC-level interfaces

General housekeeping performance specifications are split into three functional categories as defined within its block diagram (Figure 3-16).




Figure 3-27 IC-level interfaces functional block diagram

3.8.1 Power-on circuits and power sequences

The PMI8994/PMI8996 complements the PM8994/PM8996 to meet the system's power management needs. Power sequencing details are shared between the two ICs.

□ Concise summary: Dedicated circuits continuously monitor several events that might trigger a power-on sequence. If any of these events occur, the PMIC circuits are powered on, the handset's available power sources are determined, the correct source is enabled.

3.8.1.1 UVLO and low battery detection

The PMI monitors VBATT_SNS and VPH_PWR continuously to detect low and severely low supply voltage conditions. VBATT_SNS is compared with the Vlowbatt threshold to determine low battery status and permit system operation. Vlowbatt is the primary threshold setting for system operation. VPH_PWR is compared with the UVLO threshold and will prevent operation of PMI during a UVLO condition. Related voltage specifications are listed in Table 3-28.

Table 3-28 UVLO performance specifications

Parameter	Comments	Min	Тур	Max	Units
Low battery rising threshold	Vlowbatt programmable ranges; default	-	3.000	-	V
Low battery falling threshold	values are listed as typical. 200 mV fixed hysteresis	2.500	2.800	3.700	V
Low battery accuracy		_	100	_	mV
UVLO rising threshold	Programmable ranges, 50 mV steps; default values are listed as typical. Hysteresis programmable from 175 mV to 425 mV; 425 mV is the default setting.	1.675	2.675	3.225	V
UVLO falling threshold		_	2.250	_	V

3.8.2 SPMI and the interrupt managers

The SPMI is a bidirectional, two-line digital interface that meets the voltage and current level requirements stated in Section 3.4.

3.9 Configurable I/Os

3.9.1 GPIO specifications

The 10 GPIO ports are digital I/Os that can be programmed for a variety of configurations (Table 3-29). General digital I/O performance specifications for the different configurations are included in Section 3.4.

NOTE: Unused GPIO pads should be configured as inputs with 10 μA pull-down (their default state).

Table 3-29 Programmable GPIO configurations

Configuration type ¹	Configuration description
Input	 No pull-up Pull-up (1.5, 30, or 31.5 μA) Pull-down (10 μA) Keeper
Output	Open-drain or CMOS Inverted or non-inverted Programmable drive current

- 1. Available pad voltages are:
 - -V G0 = VPH PWR
 - -V G1 = dVdd (1.8 V)
 - $-V_G2 = VDD_APQ_IO(1.8 V)$
 - $-V_G3 = VDD_APQ_IO (1.8 V)$

GPIOs default to digital input with 10 μ A pull-down at power-on; they must be configured properly for their intended purposes after power-on.

GPIOs are designed to run at a 4 MHz rate to support high-speed applications. The supported rate depends on the load capacitance and IR drop requirements. If the application specifies load capacitance, then the maximum rate is determined by the IR drop. If the application does not require a specific IR drop, then the maximum rate can be increased by increasing the supply voltage, and adjusting the drive strength according to the actual load capacitance.

3.9.2 MPP specifications

The PMI8994/PMI8996 includes four MPPs, and they can be configured for any of the functions specified within Table 3-30 with the following exceptions:

- Odd MPPs cannot be used as current sinks
- Even MPPs cannot be used as analog outputs

All MPPs default to Hi-Z at power-on and when disabled.

NOTE: Unused MPP pads should be configured to the Hi-Z state (their default state).

Table 3-30 Multipurpose pad performance specifications

Parameter	Comments	Min	Тур	Max	Units
MPP configured as digital in	nput ¹	.		•	
Logic high-input voltage		0.65·V_M	_	_	V
Logic low-input voltage		-	_	0.35·V_M	V
MPP configured as digital of	utput ¹				
Logic high-output voltage	I _{out} = I _{OH}	V_M- 0.45	_	V_M	V
Logic low-output voltage	I _{out} = I _{OL}	0	_	0.45	V
Drive strength					
Logic high (V_M > 2.5 V)		5.1	7.3	15.2	mA
Logic high (V_M < 2.5 V)		3.3	4.9	9.9	mA
Logic low		5.9	11.3	36.0	mA
MPP configured as analog i	nput (analog multiplexer input)				
Input current		_	_	100	nA
Input capacitance		_	_	10	pF
MPP configured as analog of	output (buffered VREF output)				
Output voltage error	-50 μA to +50 μA	_	_	30	mV
Temperature variation	Due to buffer only; does not include VREF variation (see Table 3-14.)	_	-	± 0.03	%
Load capacitance		_	_	25	pF
Ground current		_	0.17	0.20	mA
MPPs configured as curren	t sinks			-1	
Power supply voltage		_	VDD	_	V
Output current	Programmable in 5 mA increments	0	_	40	mA
Output current accuracy	Any nonzero programmed current value; V _{out} = 0.5 to (V _{DD} - 1 V)	-	-	± 20	%
Dropout voltage	V_IN - V_OUT while I_OUT stays within its accuracy limits	_	_	500	mV
Ground current	Driver disabled	_	105	115	μA

^{1.} Available pad voltages are:

Other digital I/O specifications are included in Table 3-4.

 $⁻V_M0 = VPH_PWR$

 $⁻ V_M1 = dVdd (1.8 V)$

 $⁻V_M2 = VDD_APQ_IO (1.8 V)$

 $⁻V_M3 = VDD_APQ_IO (1.8 V)$

4 Mechanical information

4.1 Device physical dimensions

The PMI8994/PMI8996 is available in the 210 WLNSP that includes ground pads for improved grounding, mechanical strength, and thermal continuity. The 210 WLNSP has a $5.69~\text{mm} \times 6.24~\text{mm}$ body with a maximum height of 0.55~mm. Pad 1 is located by an indicator mark on the top of the package. A simplified version of the 210 WLNSP outline drawing is shown in Figure 4-1.




Figure 4-1 210 WLNSP (5.69 × 6.24 × 0.55 mm) package outline drawing

NOTE: This is a simplified outline drawing.

4.2 Part marking

4.2.1 Specification-compliant devices




Figure 4-2 PMI8994/PMI8996 device marking (top view, not to scale)

Table 4-1 PMI8994/PMI8996 device marking line definitions

Line	Marking	Description				
1	QUALCOMM	QTI company name or logo				
2	PMI899x	TI product name				
		x = 4 for PMI8994				
		■ x = 6 for PMI8996				
3	PPI	P = Product configuration code – see Table 4-2				
		PI = Program ID code – see Table 4-2				
Е	Blank or random	Additional content as necessary				
4	XXXXXXX	XXXXXXX = traceability information				
5	FAYWWRR	F = wafer fab source of supply code				
		F = H for GLOBALFOUNDRIES				
		= assembly (ball drop) code				
		A = U for Amkor				
		A = K for SPIL				
		■ A = M for JCET StatsChipPac				
		Y = single-digit year code				
		WW = workweek (based upon calendar year)				
		RR = product revision – see Table 4-2				
6	• TTT ##	TTT = engineering trace code				
		## = 2-digit wafer number				

4.3 Device ordering information

4.3.1 Specification-compliant devices

This device can be ordered using the identification code shown in Figure 4-3 and explained below.




Figure 4-3 Device identification code

Device ordering information details for all samples available to date are summarized in Table 4-2.

Table 4-2 Device identification code/ordering information details

PMIC variant	P value	RR value	Hardware ID #	S value ¹	PI value ²
CS sample type					
PMI8994 CS (WiPower)	0	05	v2.0	0	03
PMI8996 CS (WiPower)	0	01	v1.1	0	01

- 1. 'S' is the source configuration code that identifies all the qualified die fabrication source combinations available at the time a particular sample type were shipped. S values are defined in Table 4-3.
- 2. 'PI' is the Program ID code that identifies an IC's specific OTP programming that distinguishes it from other versions or variants. Defined feature sets available at the time of this document's release are:
 - 00 = DC_IN charging path defaults to WiPower charging. This requires WiPower interfacing signals.
 - 01 = DC_IN charging path defaults to 5 V/9 V generic charging input. Interfacing signals not required.

Table 4-3 Source configuration code

S value	Die	F value = H
0	BiCMOS	Global Foundries

4.4 Device moisture-sensitivity level

Surface mount packages are susceptible to damage induced by absorbed moisture and high temperature. A package's moisture-sensitivity level (MSL) indicates its ability to withstand exposure after it is removed from its shipment bag, while it's on the factory floor awaiting PCB installation. A low MSL rating is better than a high rating; a low MSL device can be exposed on the factory floor longer than a high MSL device. All pertinent MSL ratings are summarized in Table 4-4.

Table 4-4 MSL ratings summary

MSL	Out-of-bag floor life Comments	
1	Unlimited	≤ 30°C/85% RH; PMI8994/PMI8996 rating
2	1 year	≤ 30°C/60% RH
2a	4 weeks	≤ 30°C/60% RH
3	168 hr	≤ 30°C/60% RH
4	72 hr	≤ 30°C/60% RH
5	48 hr	≤ 30°C/60% RH
5a	24 hr	≤ 30°C/60% RH
6	Mandatory bake before use. After bake, must be reflowed within the time limit specified on the label.	≤ 30°C/60% RH

QTI follows the latest IPC/JEDEC J-STD-020 standard revision for moisture-sensitivity qualification. *The PMI8994/PMI8996 devices are classified as MSL1; the qualification temperature was 260^{\circ}C + 0^{\circ}/-5^{\circ}C.* This qualification temperature ($260^{\circ}C + 0^{\circ}/-5^{\circ}C$) should not be confused with the peak temperature within the recommended solder reflow profile.

5 Carrier, storage, and handling information

5.1 Carrier

5.1.1 Tape and reel information

All QTI carrier tape systems conform to EIA-481 standards.

A simplified sketch of the PMI8994/PMI8996 tape carrier is shown in Figure 5-1, including the proper part orientation, maximum number of devices per reel, and key dimensions.




Figure 5-1 Carrier tape drawing with part orientation

Tape-handling recommendations are shown in Figure 5-2.




Figure 5-2 Tape handling

5.2 Storage

5.2.1 Bagged storage conditions

PMI8994/PMI8996 devices delivered in tape and reel carriers must be stored in sealed, moisture barrier, antistatic bags.

5.2.2 Out-of-bag duration

The out-of-bag duration is the time a device can be on the factory floor before being installed onto a PCB. It is defined by the device MSL rating as discussed in Section 4.4.

5.3 Handling

Tape handling was discussed in Section 5.1.1. Other (IC-specific) handling guidelines are presented below.

Unlike traditional IC devices, the die within a wafer-level package is not protected by an overmold and there is no substrate; hence, these devices are relatively fragile.

NOTE: To avoid damage to the die due to improper handling, these recommendations should be followed:

- Do not use tweezers; a vacuum tip is recommended for handling the devices.
- Carefully select a pickup tool for use during the SMT process.
- Do not make contact with the device when reworking or tuning components located near the device.

5.3.1 Baking

Wafer-level packages such as the 210 WLNSP should not be baked.

5.3.2 Electrostatic discharge

Electrostatic discharge (ESD) occurs naturally in laboratory and factory environments. An established high-voltage potential is always at risk of discharging to a lower potential. If this discharge path is through a semiconductor device, destructive damage may result.

ESD countermeasures and handling methods must be developed and used to control the factory environment at each manufacturing site.

QTI products must be handled according to the ESD Association standard: ANSI/ESD S20.20-1999, *Protection of Electrical and Electronic Parts*, *Assemblies*, and *Equipment*.

See Section 7.1 for the PMI8994/PMI8996 ESD ratings.

6 PCB mounting guidelines

6.1 RoHS compliance

The device is lead-free and RoHS-compliant. Its Sn/Ag/Cu solder balls use SAC405 composition. QTI defines its lead-free (or Pb-free) semiconductor products as having a maximum lead concentration of 1000 ppm (0.1% by weight) in raw (homogeneous) materials and end products.

6.2 SMT parameters

This section describes QTI board-level characterization process parameters. It is included to assist customers with their SMT process development; it is not intended to be a specification for their SMT processes.

6.2.1 Land pad and stencil design

The land-pattern and stencil recommendations presented in this section are based on QTI internal characterizations for lead-free solder pastes on an eight-layer PCB, built primarily to the specifications described in JEDEC JESD22-B111.

QTI recommends characterizing the land patterns according to each customer's processes, materials, equipment, stencil design, and reflow profile prior to PCB production. Optimizing the solder stencil pattern design and print process is critical to ensure print uniformity, decrease voiding, and increase board-level reliability.

General land-pattern guidelines:

- Non-solder-mask-defined (NSMD) pads provide the best reliability.
- Keep the solder-able area consistent for each pad, especially when mixing via-in-pad and non-via-in-pad in the same array.
- Avoid large solder mask openings over ground planes.
- Traces for external routing are recommended to be less than or equal to half the pad diameter, to ensure consistent solder-joint shapes.

One key parameter that should be evaluated is the ratio of aperture area to sidewall area, known as the area ratio (AR). QTI recommends square apertures for optimal solder-paste release. In this case, a simple equation can be used relating the side length of the aperture to the stencil thickness (as shown and explained in Figure 6-1). Larger area ratios enable better transfer of solder paste to the PCB, minimize defects, and ensure a more stable printing process. Inter-aperture spacing should be at least as thick as the stencil; otherwise, paste deposits may bridge.




Figure 6-1 Stencil printing aperture area ratio (AR)

Guidelines for an acceptable relationship between L and T are listed below, and are shown in Figure 6-2:

- R = L/4T > 0.65 best
- $0.60 \le R \le 0.65$ acceptable
- \blacksquare R < 0.60 not acceptable

Stencil		Stencil thickness, T (μm)						
Aperture	75	80	85	90	95	100	105	110
L (µm)								
210	0.70	0.66	0.62	0.58	0.55	0.53	0.50	0.48
220	0.73	0.69	0.65	0.61	0.58	0.55	0.52	0.50
230	0.77	0.72	0.68	0.64	0.61	0.58	0.55	0.52
240	0.80	0.75	0.71	0.67	0.63	0.60	0.57	0.55
250	0.83	0.78	0.74	0.69	0.66	0.63	060	0.57
260	0.87	0.81	0.76	0.72	0.68	0.65	0.62	0.59

Figure 6-2 Acceptable solder-paste geometries

6.2.2 Reflow profile

Reflow profile conditions typically used by QTI for lead-free systems are listed in Table 6-1.

Table 6-1 QTI typical SMT reflow profile conditions (for reference only)

Profile stage	Description	Temp range	Condition
Preheat	Initial ramp	< 150°C	3°C/s maximum
Soak	Flux activation	150–190°C	60–75 s
Ramp	Transition to liquidus (solder-paste melting point)	190–220°C	< 30 s
Reflow	Time above liquidus	220–245°C ¹	50–70 s
Cool down	Cool rate – ramp to ambient	< 220°C	6°C/s maximum

^{1.} During the reflow process, the recommended peak temperature is 245°C (minimum). This temperature should not be confused with the peak temperature reached during MSL testing, as described in Section 6.2.4.

6.2.3 SMT peak package-body temperature

This document states a peak package-body temperature in three other places within this document, and without explanation, they may appear to conflict. The three places are listed below, along with an explanation of the stated value and its meaning within that section's context.

1. Section 4.4 – Device moisture-sensitivity level

PM8994/PM8996 devices are classified as MSL1 at 250°C. The temperature (250°C) included in this designation is the lower limit of the range stated for moisture resistance testing during the device qualification process, as explained in #2 below.

2. Section 7.1 – Reliability qualifications summary

One of the tests conducted for device qualification is the moisture resistance test. QTI follows J-STD-020-C, and hits a peak reflow temperature that falls within the range of $260^{\circ}\text{C} + 0/-5^{\circ}\text{C}$ (255°C to 260 °C).

3. Section 6.2.2 – Reflow profile

During a production board's reflow process, the temperature seen by the package must be controlled. Obviously, the temperature must be high enough to melt the solder and provide reliable connections. However, it must not go so high that the device might be damaged. The recommended peak temperature during production assembly is 245°C. This is comfortably above the solder melting point (220°C), yet well below the proven temperature reached during qualification (250°C or more).

6.2.4 SMT process verification

QTI recommends verification of the SMT process prior to high-volume board assembly, including:

- Inline solder-paste deposition monitoring
- Reflow-profile measurement and verification
- Visual and x-ray inspection after soldering to confirm adequate alignment, solder voids, solder-ball shape, and solder bridging
- Cross-section inspection of solder joints for wetting, solder-ball shape, and voiding

7 Part reliability

7.1 Reliability qualifications summary

Table 7-1 PMI8994 IC reliability evaluation

Tests, standards, and conditions ¹	Sample size	Result
Average failure rate (AFR) in FIT (λ) failure in billion device-hours HTOL: JESD22-A108-A	640	FIT = 179 at T500
Mean time to failure (MTTF) $t = 1/\lambda$ in million hours	640	5.59 Mhrs
ESD – human-body model (HBM) rating JESD22-A114-F	3	± 2000 V ²
ESD – charge-device model (CDM) rating JESD22-C101-D	3	±500 V
Latch-up (I-test): EIA/JESD78C	3	±100 mA
Trigger current: ±100 mA; temperature: 85°C		
Latch-up (Vsupply overvoltage): EIA/JESD78C	3	6.6 V
Trigger voltage: stress at 1.5 × Vdd max per device specification; temperature: 85°C		
Moisture resistance test (MRT): J-STD-020C	400	MSL1 pass
Reflow at 260 +0/-5°C		
Temperature cycle: JESD22-A104-B	400	Pass
Temperature: -55°C to 125°C; number of cycles: 1000		
Cycle rate: 2 cycles per hour (cph)		
Preconditioning: JESD22-A113-F		
MSL1, reflow at 260 +0/-5°C		

^{1.} Packaging tests do not appear here because the WLNSP has already been qualified prior to its use for the PMI8994 device.

HBM ESD rating is 2000 V with the following minor exceptions:
 a) VSW_WLED to GND → 1 kV HBM rating
 All other pads meet 2000 V HBM ESD rating.

Table 7-2 PMI8996 IC reliability evaluation

Tests, standards, and conditions ¹	Sample size	Result
Average failure rate (AFR) in FIT (λ) failure in billion device-hours HTOL: JESD22-A108-A	717	FIT = 110
Mean time to failure (MTTF) $t = 1/\lambda$ in million hours	717	9.09 Mhrs
ESD – Human-body model (HBM) rating JESD22-A114-F	3	±2000 V ²
ESD – Charged-device model (CDM) rating JESD22-C101-D	3	500 V
Latch-up (I-test): EIA/JESD78A Trigger current: ±100 mA; temperature: 85°C	3	100 mA
Latch-up (Vsupply overvoltage): EIA/JESD78A Trigger voltage: Each VDD pad, stress at 1.5 × V _{dd} max per device specification; temperature: 85°C	3	6.6 V
Moisture resistance test (MRT): J-STD-020C Reflow at 260 +0/-5°C	400	Pass
Temperature cycle: JESD22-A104-B Temperature: -55°C to 125°C; number of cycles: 1000 Cycle rate: 2 cycles per hour (cph) Preconditioning: JESD22-A113-F MSL1. reflow at 260 +0/-5°C	400	Pass

^{1.} Packaging tests do not appear here because the WLNSP has already been qualified prior to its use for the PMI8994 device.

HBM ESD rating is 2000 V with the following minor exception:
 a. VSW_WLED to GND → 1 kV HBM rating
 All other pads meet the 2000 V HBM ESD rating.

7.2 Qualification sample description

Device characteristics

Device name: PMI8994/PMI8996

Package type: 210 WLNSP

Package body size: $5.69 \text{ mm} \times 6.24 \text{ mm} \times 0.55 \text{ mm}$

Solder ball composition: SAC405

Process: Mixed-signal BiCMOS

Fab sites: GLOBALFOUNDRIES

Assembly sites: Amkor

SPIL

JCET StatsChipPac

Solder ball pitch: 0.40 mm

EXHIBIT 1

PLEASE READ THIS LICENSE AGREEMENT ("AGREEMENT") CAREFULLY. THIS AGREEMENT IS A BINDING LEGAL AGREEMENT ENTERED INTO BY AND BETWEEN YOU (OR IF YOU ARE ENTERING INTO THIS AGREEMENT ON BEHALF OF AN ENTITY, THEN THE ENTITY THAT YOU REPRESENT) AND QUALCOMM TECHNOLOGIES, INC. ("QTI" "WE" "OUR" OR "US"). THIS IS THE AGREEMENT THAT APPLIES TO YOUR USE OF THE DESIGNATED AND/OR ATTACHED DOCUMENTATION AND ANY UPDATES OR IMPROVEMENTS THEREOF (COLLECTIVELY, "MATERIALS"). BY USING, ACCESSING, DOWNLOADING OR COMPLETING THE INSTALLATION OF THE MATERIALS, YOU ARE ACCEPTING THIS AGREEMENT AND YOU AGREE TO BE BOUND BY ITS TERMS AND CONDITIONS. IF YOU DO NOT AGREE TO THESE TERMS, QTI IS UNWILLING TO AND DOES NOT LICENSE THE MATERIALS TO YOU. IF YOU DO NOT AGREE TO THESE TERMS YOU MUST DISCONTINUE AND YOU MAY NOT USE THE MATERIALS OR RETAIN ANY COPIES OF THE MATERIALS. ANY USE OR POSSESSION OF THE MATERIALS BY YOU IS SUBJECT TO THE TERMS AND CONDITIONS SET FORTH IN THIS AGREEMENT.

- 1.1 <u>License.</u> Subject to the terms and conditions of this Agreement, including, without limitation, the restrictions, conditions, limitations and exclusions set forth in this Agreement, Qualcomm Technologies, Inc. ("QTI") hereby grants to you a nonexclusive, limited license under QTI's copyrights to use the attached Materials; and to reproduce and redistribute a reasonable number of copies of the Materials. You may not use Qualcomm Technologies or its affiliates or subsidiaries name, logo or trademarks; and copyright, trademark, patent and any other notices that appear on the Materials may not be removed or obscured. QTI shall be free to use suggestions, feedback or other information received from You, without obligation of any kind to You. QTI may immediately terminate this Agreement upon your breach. Upon termination of this Agreement, Sections 1.2-4 shall survive.
- 1.2 Indemnification. You agree to indemnify and hold harmless QTI and its officers, directors, employees and successors and assigns against any and all third party claims, demands, causes of action, losses, liabilities, damages, costs and expenses, incurred by QTI (including but not limited to costs of defense, investigation and reasonable attorney's fees) arising out of, resulting from or related to: (i) any breach of this Agreement by You; and (ii) your acts, omissions, products and services. If requested by QTI, You agree to defend QTI in connection with any third party claims, demands, or causes of action resulting from, arising out of or in connection with any of the foregoing.
- 1.3 Ownership. QTI (or its licensors) shall retain title and all ownership rights in and to the Materials and all copies thereof, and nothing herein shall be deemed to grant any right to You under any of QTI's or its affiliates' patents. You shall not subject the Materials to any third party license terms (e.g., open source license terms). You shall not use the Materials for the purpose of identifying or providing evidence to support any potential patent infringement claim against QTI, its affiliates, or any of QTI's or QTI's affiliates' suppliers and/or direct or indirect customers. QTI hereby reserves all rights not expressly granted herein.
- 1.4 WARRANTY DISCLAIMER. YOU EXPRESSLY ACKNOWLEDGE AND AGREE THAT THE USE OF THE MATERIALS IS AT YOUR SOLE RISK. THE MATERIALS AND TECHNICAL SUPPORT, IF ANY, ARE PROVIDED "AS IS" AND WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS OR IMPLIED. QITI ITS LICENSORS AND AFFILIATES MAKE NO WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THE MATERIALS OR ANY OTHER INFORMATION OR DOCUMENTATION PROVIDED UNDER THIS AGREEMENT, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR AGAINST INFRINGEMENT, OR ANY EXPRESS OR IMPLIED WARRANTY ARISING OUT OF TRADE USAGE OR OUT OF A COURSE OF DEALING OR COURSE OF PERFORMANCE. NOTHING CONTAINED IN THIS AGREEMENT SHALL BE CONSTRUED AS (I) A WARRANTY OR REPRESENTATION BY QTI, ITS LICENSORS OR AFFILIATES AS TO THE VALIDITY OR SCOPE OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT OR (II) A WARRANTY OR REPRESENTATION BY QTI THAT ANY MANUFACTURE OR USE WILL BE FREE FROM INFRINGEMENT OF PATENTS, COPYRIGHTS OR OTHER INTELLECTUAL PROPERTY RIGHTS OF OTHERS, AND IT SHALL BE THE SOLE RESPONSIBILITY OF YOU TO MAKE SUCH DETERMINATION AS IS NECESSARY WITH RESPECT TO THE ACQUISITION OF LICENSES UNDER PATENTS AND OTHER INTELLECTUAL PROPERTY OF THIRD PARTIES.
- 1.5 **LIMITATION OF LIABILITY.** IN NO EVENT SHALL QTI, QTI'S AFFILIATES OR ITS LICENSORS BE LIABLE TO YOU FOR ANY INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES, INCLUDING BUT NOT LIMITED TO ANY LOST PROFITS, LOST SAVINGS, OR OTHER INCIDENTAL DAMAGES, ARISING OUT OF THE USE OR INABILITY TO USE, OR THE DELIVERY OR FAILURE TO DELIVER, ANY OF THE MATERIALS, OR ANY BREACH OF ANY OBLIGATION UNDER THIS AGREEMENT, EVEN IF QTI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. THE FOREGOING LIMITATION OF LIABILITY SHALL REMAIN IN FULL FORCE AND EFFECT REGARDLESS OF WHETHER YOUR REMEDIES HEREUNDER ARE DETERMINED TO HAVE FAILED OF THEIR ESSENTIAL PURPOSE. THE ENTIRE LIABILITY OF QTI, QTI'S AFFILIATES AND ITS LICENSORS, AND THE SOLE AND EXCLUSIVE REMEDY OF YOU, FOR ANY CLAIM OR CAUSE OF ACTION ARISING HEREUNDER (WHETHER IN CONTRACT, TORT, OR OTHERWISE) SHALL NOT EXCEED US\$10.

2. COMPLIANCE WITH LAWS: APPLICABLE LAW.

Any litigation or other dispute resolution between You and Us arising out of or relating to this Agreement, or Your relationship with Us will take place in the Southern District of California, and You and QTI hereby consent to the personal jurisdiction of and exclusive venue in the state and federal courts within that District with respect any such litigation or dispute resolution. This Agreement will be governed by and construed in accordance with the laws of the United States and the State of California, except that body of California law concerning conflicts of law. This Agreement shall not be governed by the United Nations Convention on Contracts for the International Sale of Goods, the application of which is expressly excluded.

- 3. **CONTRACTING PARTIES.** If the Materials are downloaded on any computer owned by a corporation or other legal entity, then this Agreement is formed by and between QTI and such entity. The individual accepting the terms of this Agreement represents and warrants to QTI that they have the authority to bind such entity to the terms and conditions of this Agreement.
- 4. MISCELLANEOUS PROVISIONS. This Agreement, together with all exhibits attached hereto, which are incorporated herein by this reference, constitutes the entire agreement between QTI and You and supersedes all prior negotiations, representations and agreements between the parties with respect to the subject matter hereof. No addition or modification of this Agreement shall be effective unless made in writing and signed by the respective representatives of QTI and You. The restrictions, limitations, exclusions and conditions set forth in this Agreement shall apply even if QTI or any of its affiliates becomes aware of or fails to act in a manner to address any violation or failure to comply therewith. You hereby acknowledge and agree that the restrictions, limitations, conditions and exclusions imposed in this Agreement on the rights granted in this Agreement are not a derogation of the benefits of such rights. You further acknowledges that, in the absence of such restrictions, limitations, conditions and exclusions, QTI would not have entered into this Agreement with You. Each party shall be responsible for and shall bear its own expenses in connection with this Agreement. If any of the provisions of this Agreement are determined to be invalid, illegal, or otherwise unenforceable, the remaining provisions shall remain in full force and effect. This Agreement is entered into solely in the English language, and if for any reason any other language version is prepared by any party, it shall be solely for convenience and the English version shall govern and control all aspects. If You are located in the province of Quebec, Canada, the following applies: The Parties hereby confirm they have requested this Agreement and all related documents be prepared in English.